Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

PowerPC architecture based multifunctional low-power-consumption bus communication module

A technology of bus communication and low power consumption, applied in the field of data communication, can solve the problems of high power consumption, great influence on system stability and reliability, and high system heat dissipation design requirements, so as to reduce power consumption, reduce task overhead, The effect of low power consumption

Inactive Publication Date: 2013-05-08
NO 8357 RES INST OF THE THIRD ACADEMY OF CHINA AEROSPACE SCI & IND
View PDF0 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The advantage of this solution is that the single board has a high degree of integration and the system integration is convenient. The disadvantage is that the power consumption is large, and the heat dissipation design requirements of the system are very high. At the same time, the high temperature environment has a great impact on the stability and reliability of the system.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • PowerPC architecture based multifunctional low-power-consumption bus communication module
  • PowerPC architecture based multifunctional low-power-consumption bus communication module
  • PowerPC architecture based multifunctional low-power-consumption bus communication module

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] as attached figure 1 The multi-function bus communication module shown mainly includes the following three parts: the organizational structure of the hardware; the configuration of the underlying BSP of the MPC8315; the logic control and coordination inside the FPGA.

[0015] 1) The hardware structure of the multi-function bus communication module

[0016] MPC8315 minimum working system: including one piece of MPC8315, four pieces of SDRAM, one piece of CPLD and one piece of NORFlash, as attached figure 2 shown. The maximum operating frequency of MPC8315 is 400MHz, the maximum power consumption of the core is 1.69W, and the maximum power consumption of the Local bus used to connect peripheral chips is 0.056W. MPC8315 greatly reduces the power consumption of the system while reducing the operating frequency, and the performance degradation caused by the reduction of the main frequency can be compensated by the back-end FPGA, thus greatly reducing the power consumpti...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the field of data communication, and particularly relates to a multifunctional data bus communication module in the condition of low power consumption. The module adopts a mode of combining a low-end CPU (central processing unit) of a PowerPC series with an FPGA (field programmable gate array) to integrate three kinds of data buses of MIL-STD-1553B, ARINC429 and RS422 into a card. A specific implementation method of the module mainly includes: (1) connecting all the three kinds of data buses into the FPGA and then combining the data buses with an MPC8315 minimum working system through a local bus so as to form an uniform data communication platform; (2) configuring a bottom layer BSP (board support package) of MPC8315 to enable the three kinds of data buses to be adopted with an uniform data transmission protocol and guarantee consistency with an upper hardware platform; and (3) designing an internal logical circuit of the FPGA and unifying read-write operation of the three kinds of data buses into one mode so as to achieve read-write operation among the MPC8315 and the data buses. The module has the advantages that by utilizing programmability of the FPGA, the three kinds of data buses of MIL-STD-1553B, ARINC429 and RS422 are unified into one mode and then combined with the low-power-consumption CPU of the PowerPC architecture, so that multiple data bus communication functions are achieved, and power consumption of the card and a system are lowered greatly.

Description

technical field [0001] The invention belongs to the field of data communication, and combines data communication buses such as MIL-STD-1553B, ARINC429 and RS422 with a low-power PowerPC architecture CPU to realize coordinated work among various data buses under low power consumption. Background technique [0002] The development of modern avionics integration technology has greatly improved the performance of aircraft. The key to avionics integration is the establishment of airborne communication network. The vast majority of military aircraft currently in service and under development are based on MIL-STD-1553B, ARINC429 and RS422 to establish multiplex transmission and bus distributed avionics communication systems. It is worth noting that special indicators such as high real-time performance, maneuverability and reliability of military aircraft have put forward higher requirements for avionics communication systems. [0003] Common bus communication solutions, one is to ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/24
CPCY02B60/1228Y02B60/1235Y02D10/00
Inventor 温世杰李印国
Owner NO 8357 RES INST OF THE THIRD ACADEMY OF CHINA AEROSPACE SCI & IND
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products