Self-calibrating stable ldo regulator
A regulator, voltage follower technology, applied in the direction of regulating electrical variables, control/regulating systems, instruments, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0024] The LDO regulator architecture described in this article internally closes the LDO regulation loop using known poles and zeros to ensure the stability of the analog output voltage VDDA and the digital output voltage VDD. A low impedance output is generated for the digital output voltage VDD using a replica source follower circuit. Guaranteed stability is obtained at the expense of a change in digital output voltage equal to VGST of the pass transistor. This is handled by building a slow digital error correction circuit around the output voltage that controls the size of the pass transistor within bounds to regulate the output voltage. This enables building an LDO regulator with 1 / 2 the power consumption of a custom built conventional LDO regulator in less than 1 / 3 the area of a custom built conventional LDO regulator. Because small area construction is possible, multiple LDO regulators can be freely used to provide supply isolation between other circuits on the SoC a...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 