Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Fin field effect transistor and method of forming the same

A technology of fin field effect transistors and fins, which is applied in the fields of electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve problems such as difficult control of the threshold voltage of fin field effect transistors, and improve electrical isolation performance and process The effect of simplicity and simple process steps

Active Publication Date: 2017-08-25
SEMICON MFG INT (SHANGHAI) CORP
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] However, with the continuous reduction of device size, the threshold voltage of fin field effect transistors is difficult to control

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] It is difficult to control the threshold voltage of the field effect transistor of the fin field effect transistor formed in the prior art.

[0027] To this end, the inventor proposes a fin field effect transistor, the top silicon layer and the buried layer of the silicon-on-insulator substrate have a second opening and a third opening exposing the surface of the bottom silicon layer, and in the second opening and the third opening The epitaxial silicon layer is filled, the epitaxial silicon layer and the bottom silicon layer constitute the back gate, and the remaining part of the top silicon layer is used as a fin, and the fin surrounds the epitaxial silicon layer, and there is a first isolation layer and a buried gate between the fin and the back gate. Layer, due to the existence of the back gate, by applying a certain voltage on the back gate, when a certain voltage is applied on the back gate, the voltage applied on the back gate will affect the formation of the inve...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to a fin-type field effect transistor and a formation method thereof. The fin-type field effect transistor comprises a silicon substrate on an insulating body, wherein the silicon substrate on the insulating body comprises a top silicon layer, a bottom silicon layer and a buried layer located between the top silicon layer and the bottom silicon layer, and the top silicon layer is used as a fin part of the fin-type field effect transistor; a second opening located in the top silicon layer to expose the surface of the buried layer; a first isolation layer located at the side wall of the second opening; a third opening located in the buried layer to expose the surface of the bottom silicon layer, wherein the position of the third opening corresponds to the position of the second opening; an epitaxial silicon layer for filling the second and third openings, wherein the top surface of the epitaxial silicon layer is higher than the surface of the top silicon layer, and the epitaxial silicon layer and the bottom silicon layer form a back gate; a second isolation layer located on the top surface of the epitaxial silicon layer; and a side wall located at the side wall of the second isolation layer and a part of epitaxial silicon layer and on the surface of the top silicon layer. When a voltage is applied on the back gate, a threshold-voltage of the fin-type field effect transistor is easy to control.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a fin field effect transistor and a forming method thereof. Background technique [0002] With the continuous development of semiconductor process technology, as the process node gradually decreases, gate-last (gate-last) process has been widely used to obtain an ideal threshold voltage and improve device performance. However, when the feature size (CD, Critical Dimension) of the device is further reduced, even if the gate-last process is adopted, the structure of the conventional MOS field effect transistor can no longer meet the requirements for device performance. Fin field effect transistor (Fin FET) as Substitution of conventional devices has received extensive attention. [0003] figure 1 A schematic diagram of a three-dimensional structure of a fin field effect transistor in the prior art is shown. like figure 1 As shown, it includes: a semiconductor substrat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L29/78
CPCH01L29/66795H01L29/785H01L29/7855
Inventor 鲍宇
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products