TFT (thin film transistor) array substrate and display panel as well as display device
A technology of array substrates and substrates, which is applied in the field of active matrix arrays, can solve the problems of panel frame enlargement, etc., and achieve the effect of improving typesetting rate and reducing panel frame area
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0047] Such as Figure 2a As shown, a schematic diagram of a double-gate linear array substrate structure disclosed in the present invention mainly includes a substrate 10, a pixel array composed of a plurality of pixels PX, a TFT, a first via hole H, a data driver chip (Source IC), Gate driver chip (Gate IC), gate lines G11-Gm2, data lines D1-Dx and transmission lines T1-Tp.
[0048] A plurality of gate lines G11-Gm2 (where m is a positive integer) and a plurality of data lines D1-Dx (wherein x and n take positive integers, that is, x is the integer part of the result obtained by (n+1) / 2), the gate lines G11-Gm2 are arranged in rows and parallel to each other; the data lines D1-Dx are arranged in columns, and each other Parallel; the gate lines G11-Gm2 and the data lines D1-Dx are insulated and intersect each other, usually the two intersect perpendicularly. The substrate can be made of transparent materials such as glass or quartz or plastic.
[0049] In the pixel array,...
Embodiment 2
[0062] On the basis of the above-mentioned embodiment 1 disclosed in the present invention, the present invention discloses another double-gate array substrate, that is, a driver chip IC is used to drive gate lines and data lines at the same time, and the driver chip is connected to the data lines, The grid lines are electrically connected. Therefore, the process steps can be simplified and the manufacturing cost can be reduced. At the same time, the peripheral routing does not increase, so the typesetting rate will not decrease.
[0063] The specific structure is as image 3 As shown, the transmission line T1-Tp and the data line D1-Dx can be located on the same layer and use the same material; use a driver chip IC to drive the gate line and the data line at the same time, that is, the data line D1-Dx is directly electrically connected to the driver chip IC , to realize the transmission of data signals, for example, the data line D1 is directly electrically connected to the...
Embodiment 3
[0067] On the basis of the first and second embodiments disclosed in the present invention, the present invention discloses yet another double-gate line array substrate, that is, the TFT array substrate further includes gate line leads L located in the peripheral area, gate line leads L located The second insulating layer 14 between the transmission line T and electrically insulating the two passes through the second via hole LH of the insulating layer.
[0068] The specific structure is as Figure 4a , 4b As shown, the gate line leads L1-Lp are located in the peripheral area of the TFT array substrate, and the gate line leads L1-Lp and the gate lines G11-Gm2 are located on the same layer;
[0069] Such as Figure 4a As shown, the data lines D1-Dx are directly electrically connected to the driver chip IC, for example, the data line D1 is directly electrically connected to the driver chip IC;
[0070] Such as Figure 4b As shown, the gate line L and the gate lines G11-Gm2...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
