Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Communication device and method for realizing communication between DSP and PC by means of PCIE on basis of FPGA

A communication device and bus signal technology, applied in the field of communication, can solve problems such as lack of flexibility, and achieve the effects of increased flexibility, simple structure, and flexible communication

Active Publication Date: 2014-09-17
哈尔滨工业大学人工智能研究院有限公司
View PDF3 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The present invention is to solve the problem of lack of flexibility in realizing communication through the PCIE bus between the existing embedded DSP board and the PC, and now provides a communication device and communication method based on FPGA to realize the communication between the DSP and the PC by means of the PCIE bus

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Communication device and method for realizing communication between DSP and PC by means of PCIE on basis of FPGA

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 1

[0043] Specific implementation mode one: refer to figure 1 Specifically illustrate this embodiment, a kind of communication device that realizes DSP and PC to communicate by PCIE bus based on FPGA described in this embodiment, it comprises: FPGA2;

[0044] The DSP logic signal output end of DSP1 is connected to the DSP logic signal input end of FPGA2, the DSP logic signal input and output end of DSP1 is connected to the DSP logic signal input and output end of FPGA2, and the PCIE bus signal input and output end of FPGA2 is connected to the signal input and output end of PC3;

[0045] Described FPGA2 comprises: DSP interface logic module 2-1, shared memory interface logic module 2-2 and PCIE interface logic module 2-3;

[0046]The DSP logic signal input terminal of the DSP interface logic module 2-1 is used as the DSP logic signal input terminal of FPGA2, the DSP logic signal input and output terminals of the DSP interface logic module 2-1 are used as the DSP logic signal input...

specific Embodiment approach 2

[0070] Specific embodiment two: this embodiment is a kind of communication device that realizes DSP and PC to communicate by means of PCIE bus based on FPGA described in specific embodiment one and is described further, and in this embodiment, described shared memory interface logic module 2 -2 also includes: DSP port module 2-21 and PC port module 2-25;

[0071] The interrupt signal input end of the DSP port module 2-21 is used as an interrupt signal input end of the shared memory interface logic module 2-2, and a storage signal input and output end of the DSP port module 2-21 is used as a shared memory interface logic module 2-2. A storage signal input and output terminal, the interrupt trigger signal output terminal of the DSP port module 2-21 is used as an interrupt trigger signal output terminal of the shared memory interface logic module 2-2;

[0072] The interrupt signal output end of the PC port module 2-25 is used as another interrupt trigger signal output end of the ...

specific Embodiment approach 3

[0075]Specific embodiment three: this embodiment is to further illustrate a kind of communication device that realizes DSP and PC to communicate by PCIE bus based on FPGA described in specific embodiment two, in this embodiment, the signal input and output terminal of DSP1 and FPGA2 The external memory signal input and output terminals are connected through the EMIF interface.

[0076] The EMIF interface is an external memory connection interface.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a communication device and method for realizing communication between a DSP and a PC by means of a PCIE on the basis of an FPGA, and belongs to the technical field of communication. The invention aims to solve the problem that the communication between a DSP board card and the PC by means of the PCIE is poor in flexibility. According to the communication device and method for realizing communication between the DSP and the PC by means of the PCIE on the basis of the FPGA, the DSP interface logic, share memory interface logic and PCIE interface logic relevant to the communication between the DSP and the PC are integrated in FPGA, the integration of a PCIE communication interface between the DSP and the PC, other logic function modules and the like by means of the FPGA, thus the communication is more flexible, the structure is simple, integration is high, modification is easy in order to match with different needs, and thus the flexibility of a system is increased. The communication device for realizing communication between the DSP and the PC by means of the PCIE on the basis of the FPGA is suitable for the communication between the DSP and the PC.

Description

technical field [0001] The invention belongs to the technical field of communication. Background technique [0002] PCI Express is a new generation of bus interface, a multi-channel general-purpose I / O interconnection technology used to replace the PCI bus and ISA bus, and is called the third-generation I / O bus technology. At present, there are three main ways for the embedded DSP board to communicate with the PC through the PCIE bus: [0003] 1. With the help of a dedicated PCIE interface chip; [0004] 2. With the help of the PCIE interface that comes with the DSP chip; [0005] 3. Use FPGA to realize PCIE interface; [0006] However, when using a dedicated PCIE interface chip for communication, there will be a problem of increasing the complexity of the circuit design; when using the PCIE interface of the DSP chip to communicate with the DSP interface, there will be a problem of complicated control. The scheme of FPGA implementing PCIE interface will have the problem ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F13/40
Inventor 王彬彬鲁恩萌王强杜玲廖小海尹孟征洪学寰刘义鹏
Owner 哈尔滨工业大学人工智能研究院有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com