Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Time-to-digital conversion method and device based on FPGA fine delay unit

A time-to-digital conversion, delay unit technology, applied in the direction of analog/digital conversion, code conversion, electrical components, etc., can solve the problems of delay tap change, low precision, and high cost

Active Publication Date: 2017-07-14
NANJING UNIV
View PDF2 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this TDC based on the carry chain structure is limited by the uniformity of the delay taps
Different ambient temperature, different FPGA will make the delay tap change, which is the main limiting factor to improve TDC performance
TDC based on ASIC technology, its functional structure is fixed, but its precision is low, cost is high, and scalability is low

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Time-to-digital conversion method and device based on FPGA fine delay unit
  • Time-to-digital conversion method and device based on FPGA fine delay unit
  • Time-to-digital conversion method and device based on FPGA fine delay unit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0016] Embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0017] The internal structure is designed based on the TDC algorithm of the FPGA fine delay unit, which includes the following modules: 64-level fine delay unit IODELAY module (5), delay calibration unit IDELAYCTRL module (6), AD clock double-edge sampling output module IDDR (7) , Rising edge latch register r_TRIG_IN_R (8), falling edge latch register r_TRIG_IN_F (9), sampling value accumulation module (17). like figure 1 shown. The trigger signal TRIG_IN(1) of the optical path in the laser passes through the buffer BUFR(3) to improve the driving capability of the trigger signal. The trigger signal after BUFR passes through 64 equidistant wirings and reaches the 64 IODELAY modules at the same time. The delay of the 64 IODELAYs increases by 1 tap in turn, and the 64 IODELAYs sequentially increase by 1 tap to align with the rising edge of the system cl...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A TDC (time / digital conversion) method based on an FPGA (field programmable gate array) fine delay unit is characterized in that a laser pulse trigger signal FRIG_IN (1) is processed by a substrate wiring delay (2) before reaching to a buffer BUFR (3) and is processed by a 64-line wiring delay (4) before reaching a 64-level fine delay unit IODEALY module (5); 1tap (78ps) is added to each level or each line of a fine delay unit IODELAY in order; delay precision of the 64-level fine delay unit IODEALY module (5) is controlled via a delay correcting unit IDELAYCTRL module (6); a signal subjected to bilateral sampling is processed by OR logic (10) into a primary judgment signal of a trigger signal; the primary judgment signal is processed by a 4-bit shift register 4bit shift reg (12), equal 0 logic (13) and AN gate logic (14) finally into a signal TRIG_OUT (15).

Description

technical field [0001] The invention relates to the field of high-precision time measurement, in particular to a time-to-digital conversion method and device based on an FPGA fine delay unit. Background technique [0002] When high-precision time measurement is applied to a multi-channel laser three-dimensional radar system, the delay relationship between the optical path trigger pulse and the system clock in each channel is obtained, so as to obtain the precise arrival time of multi-channel data in the laser three-dimensional radar (time-to-digital conversion) , so as to pave the way for the subsequent point cloud imaging technology. [0003] In the traditional time-to-digital conversion TDC design architecture, using the carry chain as a delay tap to obtain highly accurate delay information has been widely used. However, this TDC based on the carry-chain structure is limited by the uniformity of the delay taps. Different ambient temperatures and different FPGAs will chan...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/50
Inventor 王元庆彭正枫
Owner NANJING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com