Patents
Literature
Eureka-AI is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Eureka AI

607 results about "Asic technology" patented technology

An ASIC (application-specific integrated circuit) is a microchip designed for a special application, such as a particular kind of transmission protocol or a hand-held computer. You might contrast it with general integrated circuits, such as the microprocessor and the random access memory chips in your PC.

Utilization of poly(ethylene terephthalate) plastic and composition-modified barium titanate powders in a matrix that allows polarization and the use of integrated-circuit technologies for the production of lightweight ultrahigh electrical energy storage units (EESU)

An electrical-energy-storage unit (EESU) has as a basis material a high-permittivity composition-modified barium titanate ceramic powder. This powder is single coated with aluminum oxide and then immersed in a matrix of poly(ethylene terephthalate) (PET) plastic for use in screen-printing systems. The ink that is used to process the powders via screen-printing is based on a nitrocellulose resin that provide a binder burnout, sintering, and hot isostatic pressing temperatures that are allowed by the PET plastic. These lower temperatures that are in the range of 40° C. to 150° C. also allows aluminum powder to be used for the electrode material. The components of the EESU are manufactured with the use of conventional ceramic and plastic fabrication techniques which include screen printing alternating multilayers of aluminum electrodes and high-permittivity composition-modified barium titanate powder, sintering to a closed-pore porous body, followed by hot-isostatic pressing to a void-free body. The 31,351 components are configured into a multilayer array with the use of a solder-bump technique as the enabling technology so as to provide a parallel configuration of components that has the capability to store at least 52.22 kW·h of electrical energy. The total weight of an EESU with this amount of electrical energy storage is 281.56 pounds including the box, connectors, and associated hardware.
Owner:EESTOR

Electronic circuit device and hybrid integrated circuit with an asic and an FPGA

An improved hybrid integrated circuit is provided in order that the specification can quickly be modified and adjusted when required without need for preparing a new mask and without need for compromising the performance of the hybrid integrated circuit. The hybrid integrated circuit comprises: a common substrate on which an electrode pattern is formed; a first monolithic semiconductor chip designed by the use of an ASIC technology and mounted on the common substrate; a second monolithic semiconductor chip designed by the use of an FPGA technology and mounted on the common substrate; and external terminals provided for the common substrate; and an insulating material encapsulating the first monolithic semiconductor chip and the second monolithic semiconductor chip, wherein the second monolithic semiconductor chip is provided with a storage element which is rewritable by means of a control signal given through the external terminal in order to store circuit configuration data with which internal connections of the second monolithic semiconductor chip are modified to form a hardware configuration within the second monolithic semiconductor chip corresponding to a predetermined operational specification, and wherein the first monolithic semiconductor chip and the second monolithic semiconductor chip cooperate with each other by exchanging signals through the electrode pattern of the common substrate in order to implement the predetermined operational specification.
Owner:KK TOSHIBA

Single particle upset and single particle transient pulse resisiting D trigger

InactiveCN101499788ASingle event upsetCapable of single-event transient pulse performanceSingle output arrangementsElectronic switchingMultiway switchingRadiation resistance
The invention relates to a D trigger used for single particle upsetting resistance and single particle transient pulse in the technical filed of an integrated circuit, comprising two multichannel switches, two delay circuits, two protecting gate circuits and three inverters; wherein, the multichannel switches are used for forming a feedback loop for latching data; the delay circuits are used for generating signals in delay modes; the protecting gate circuits are used for filtering voltage transient fluctuation of the input signals; in the feedback loop of the D trigger, data input signal D and the delayed mode thereof enter the protecting gate circuit; and the output signals of the protecting gate circuit filter the delayed voltage transient fluctuation of the data input signal D and the width of the voltage transient fluctuation is not wider than the delay of the delay circuit. The invention can be applied to application occasions needing higher radiation resistance, leads the single particle upsetting resistance and single particle transient pulse performance of D trigger to reach the same level as a time sampling D trigger; and simultaneously, the increasing of the unit area is less than that of the time sampling D trigger and the working speed is superior to that of the time sampling D trigger.
Owner:SHANGHAI JIAO TONG UNIV

Low-power consumption wireless receiver radio frequency front end circuit

The invention relates to a low power consumption RF front-end circuit of the wireless receiver, belonging to the technical field of the integrated circuit of the RF wireless receiver, , comprising an RF input matching network, an amplifier stage, a bridge transformer, an LO switch stage, an IF load and a current source bias circuit; wherein, the RF input matching network implements the impedance matching between an antenna and the amplifier stage; the amplifier stage is used for amplifying the signal, the bridge transformer transfers the signal amplified to the LO switch stage and implements DC isolation between the front stage and back stage; the LO switch stage is used for implementing frequency mixing of the RF current signal and the LO signal and outputting alternatively the IF signalon an outputting differential load. Compared with the traditional RF front-end circuit, the circuit structure can use an on-chip integrated transformer or an on-chip inductor to implement inputting matching, and use the on-chip integrated transformer to implement the amplifying and downward frequency mixing of the RF signals perfectly, which simplifies the circuit structure. The circuit can be used in a low power supply voltage environment, and has the advantages of low DC power consumption, and less circuit noise and signal distortion.
Owner:FUDAN UNIV

Band gap reference voltage source

The invention relates to the technique of simulation integrated circuits, in particular to a band gap reference voltage source. The band gap reference voltage source comprises a biasing circuit, a band gap reference core circuit, a temperature detecting circuit, a switch capacitive circuit and an operational amplifier, wherein the biasing circuit supplies currents to the band gap reference core circuit, the output end of the band gap reference core circuit is connected with the input end of the switch capacitive circuit, the temperature detecting circuit is connected to a branch circuit of the band gap reference core circuit, the synclastic input end and the reverse input end of the operational amplifier are connected with the switch capacitive circuit, and the output end of the operational amplifier is connected with one output end of the switch capacitive circuit and serves as the output end of the reference voltage source. The band gap reference voltage source has the advantages that accuracy of output voltage of the first-order compensation band gap reference voltage source is improved, large resistors are not used, the circuit structure is simple, the layout area is saved, and cost is lowered. The band gap reference voltage source is particularly suitable for reference voltage sources.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA

Digital correction circuit and digital-to-analog converter of current-steering structure and with same

The invention belongs to the technical field of digital simulation hybrid-integrated-circuits, and discloses a digital correction circuit and a digital-to-analog converter of a current-steering structure and with the digital correction circuit. The digital-to-analog converter solves the problems that in the prior art, a digital-to-analog converter of a current-steering structure occupies a larger domain area, cost of chips is increased, large stray capacitance and parasitic resistance are brought to currents, and dynamic performance of the digital-to-analog converter is influenced. Voltage at the two ends of a first resistor is collected and compared when a current source control switch is under an opening state and a closing state through the digital correction circuit, control codes for a current source in high-order current source arrays are generated through successive approximation, and thus the digital-to-analog converter is corrected, namely actual values of the magnitude of the currents of the high-order current source are regulated to reference values through continuous comparison and the successive approximation. The digital-to-analog converter greatly shortens the domain area of the high-order current source of a thermometer code, meanwhile guarantees performance, and is suitable for digital-to-analog conversion operation.
Owner:UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products