Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-picture splitter and splitting method based on fpga for high-definition and standard-definition mixed broadcasting

A multi-screen splitter, high-definition and standard-definition technology, applied in the direction of standard conversion, color TV parts, TV system parts, etc., can solve the problems of high cost and system instability, and achieve low cost, high flexibility, The effect of small peripheral devices

Active Publication Date: 2017-11-28
SWIT ELECTRONICS
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In view of the problems of system instability and high cost in existing solutions, the present invention proposes an FPGA-based high-definition and standard-definition mixed broadcast multi-screen splitter, which is convenient to implement, more stable in system, and lower in cost. Low

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-picture splitter and splitting method based on fpga for high-definition and standard-definition mixed broadcasting
  • Multi-picture splitter and splitting method based on fpga for high-definition and standard-definition mixed broadcasting
  • Multi-picture splitter and splitting method based on fpga for high-definition and standard-definition mixed broadcasting

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0059] Such as figure 1 As shown, the FPGA-based high-definition and standard-definition mixed broadcast multi-picture splitter provided by the present invention includes 4 high-speed serial interface receiving modules, 4 auxiliary data extraction and display modules, and 4 video scaling modules. The line interface receiving module, auxiliary data extraction and display module, and video scaling module cooperate to form four groups, which process four SDI video signals respectively; 4 video scaling modules are respectively connected with the video splicing module; the video splicing module is respectively connected with the storage module , The signal module required by the HDMI sending chip and the high-speed serial interface sending module are connected. If there are more channels of SDI video signals, then correspondingly increase the number of high-speed serial interface receiving modules, auxiliary data extraction and display modules, and video scaling modules.

[0060] ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides an FPGA-based high-definition and standard-definition mixed broadcast multi-picture divider, including multiple high-speed serial interface receiving modules, multiple auxiliary data extraction and display modules, multiple video scaling modules, high-speed serial interface receiving modules, Auxiliary data extraction and display module, video zoom module cooperate with each other to form multiple groups, respectively process multiple SDI video signals; multiple video zoom modules are connected with video splicing module respectively; video splicing module is connected with storage module and HDMI sending chip required signals module as well as the high-speed serial interface transmit module connection. The invention also provides an FPGA-based multi-picture division method. The present invention selects FPGA as the main chip, adopts an external memory, uses a cubic interpolation method to zoom the video, and simultaneously controls the time for writing multiple videos into the memory, so that the divider only needs one memory and does not need to use a paid IP core. Greatly reduce costs.

Description

technical field [0001] The invention relates to a broadcast-level multi-picture splitter, in particular to an FPGA-based high-definition and standard-definition mixed broadcast multi-picture splitter with an auxiliary data extraction function and a splitting method. Background technique [0002] In recent years, in the radio and television market, high-definition video is gradually replacing standard-definition video. However, due to the limitations of equipment and other reasons, high-definition and standard-definition will coexist for a long time in the future. The solution of FPGA+DSP uses DSP to scale and process each channel of video, and then sends the video to the FPGA so that the video can achieve the purpose of splitting the screen output, but such a combination of multiple chips may lead to a decrease in system reliability. The multi-chip solution will increase the area of ​​the PCB printed circuit board, resulting in disadvantages such as large product size, poor ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04N5/445H04N5/262H04N7/01
Inventor 喻金华肖渭光
Owner SWIT ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products