Unlock instant, AI-driven research and patent intelligence for your innovation.

Verification system and method for switch chip co-simulation

A switch chip and simulation system technology, applied in transmission systems, digital transmission systems, data exchange networks, etc., can solve the problems of cumbersome verification process, large amount of data in message verification module, and inefficient and flexible verification process. Comprehensiveness and reliability, the effect of increasing scalability and flexibility

Active Publication Date: 2018-08-10
SUZHOU CENTEC COMM CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The message verification module in the traditional switch chip co-simulation system is as follows: figure 1 As shown, all the messages and states in the chip module and all the messages and states of the modules in the simulation system are handed over to the message verification module to complete the entire verification work, which will lead to a large amount of data in the message verification module, making the verification The process is cumbersome
[0004] Moreover, when verifying messages in the existing message verification module, each message is compared one by one, and the entire verification process is not very efficient and flexible

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Verification system and method for switch chip co-simulation
  • Verification system and method for switch chip co-simulation
  • Verification system and method for switch chip co-simulation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] The technical solutions of the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings of the present invention.

[0022] like figure 2 As shown, a switch chip co-simulation verification system disclosed by the embodiment of the present invention includes a chip, a chip message information storage unit, a chip state information storage unit, a message verification module, a simulation system message information storage unit, and a simulation system state information storage unit. The storage unit and the simulation system, taking module A in the chip and module A in the simulation system as examples, extract the message information and status information that need to be verified in the chip module A, and store them in the chip message information storage unit corresponding to the chip module A and in the chip state information storage unit; correspondingly, the message information and state infor...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a verifying system and method for switch chip collaborative simulation. The method is characterized in that all messages required to be verified are managed and stored in a centralized manner by designing an effective message verifying interface; an information storing unit, an information matching unit, and a unmatched information output unit are generated by using automated scripts; the entire storing unit is compared when verification is performed. The system and the method are downwardly compatible with an original verifying method, improved in expandability and flexibility, and improve comprehensiveness and reliability of switch chip collaborative simulation verification.

Description

technical field [0001] The invention relates to the technical field of switch chip function simulation, in particular to a verification system and method for switch chip co-simulation. Background technique [0002] In the traditional switch chip co-simulation system, we need to store the messages passed between different modules for verification. With the increasing complexity of the chip, these message structures will become larger and larger, and now it is often necessary to monitor and record some statistics and status in the chip in real time. [0003] The message verification module in the traditional switch chip co-simulation system is as follows: figure 1 As shown, all the messages and states in the chip module and all the messages and states of the modules in the simulation system are handed over to the message verification module to complete the entire verification work, which will lead to a large amount of data in the message verification module, making the verifi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/24
CPCH04L41/14
Inventor 陶钧方沛昱
Owner SUZHOU CENTEC COMM CO LTD