Check patentability & draft patents in minutes with Patsnap Eureka AI!

Array substrate and array substrate making method

A technology of array substrates and substrates, applied in semiconductor/solid-state device manufacturing, electrical components, electric solid-state devices, etc., can solve the problems of reduced production efficiency, introduction of impurities, time waste, etc., to improve production efficiency, improve performance, and avoid impurities The effect of the risk

Inactive Publication Date: 2016-06-22
WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, the silicon oxide layer and the silicon nitride layer are formed twice, and the process is relatively complicated.
Moreover, equipment conversion is required between two film formations, resulting in a waste of time and a reduction in production efficiency
Further, there is a risk of introducing impurities between two film formations. When impurities are introduced between two film formations, the performance of low-temperature polysilicon thin film transistors will be reduced.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Array substrate and array substrate making method
  • Array substrate and array substrate making method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0033] see figure 1 , figure 1It is a schematic cross-sectional structure diagram of an array substrate according to a preferred embodiment of the present invention. The array substrate 10 includes a plurality of low temperature polysilicon thin film transistors 100 distributed in an array. The low temperature polysilicon thin film transistor 100 includes a substrate 110 , a low temperature polysilicon layer 140 , a first insulating layer 150 , a gate 160 , ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an array substrate and an array substrate making method. The array substrate comprises a plurality of low temperature polycrystalline silicon thin film transistors that are distributed in such a way that an array is formed. Each low temperature polycrystalline silicon thin film transistor comprises a substrate, a low temperature polycrystalline silicon layer, a first insulating layer, a grid electrode, a second insulating layer, a source electrode and a drain electrode, wherein the low temperature polycrystalline silicon layer, the first insulating layer, the grid electrode and the second insulating layer are orderly arranged on the same side of the substrate; the source electrode and the drain electrode are arranged on the second insulating layer; the first insulating layer is provided with a first through hole and a second through hole; the second insulating layer is provided with a third through hole and a fourth through hole, the third through hole corresponds to the first through hole, the fourth through hole corresponds to the second through hole; one end of the source electrode contacts with a part, positioned far away from the grid electrode, of a surface of the second insulating layer; the source electrode is connected with one end of the low temperature polycrystalline silicon layer via the first through hole and the third through hole; one end of the drain electrode contacts with a part, positioned far away from the grid electrode, of a surface of the second insulating layer; the drain electrode is connected with the other end of the low temperature polycrystalline silicon layer via the second through hole and the fourth through hole; the second insulating layer is a silicon oxide layer.

Description

technical field [0001] The invention relates to the display field, in particular to an array substrate and a method for preparing the array substrate. Background technique [0002] A display device, such as a liquid crystal display (Liquid Crystal Display, LCD) is a commonly used electronic device, and is favored by users because of its low power consumption, small size, and light weight. With the development of flat panel display technology, the demand for liquid crystal displays with high resolution and low energy consumption has been raised. The electron mobility of amorphous silicon is low, and low temperature polysilicon (LowTemperaturePloy-silicon) can be produced at low temperature, and has higher electron mobility than amorphous silicon. Secondly, CMOS devices made of low-temperature polysilicon can be applied to make liquid crystal displays have higher resolution and low energy consumption. Therefore, low-temperature polysilicon has been widely used and researched...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/12H01L29/417H01L29/49H01L29/51H01L21/02
CPCH01L27/1237H01L21/02164H01L27/1259H01L29/41733H01L29/41775H01L29/4908H01L29/51
Inventor 马伟欣
Owner WUHAN CHINA STAR OPTOELECTRONICS TECH CO LTD
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More