Unlock instant, AI-driven research and patent intelligence for your innovation.

Phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier

A frequency synthesis, phase-locked loop technology, applied in power oscillators, electrical components, automatic power control and other directions, can solve problems such as excessive noise of frequency multipliers, achieve signal stability, improve resolution, and reduce harmonics. Effect

Inactive Publication Date: 2016-09-28
CHENGDU KANUOYUAN TECH CO LTD
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The purpose of the present invention is to overcome the defect of excessive noise of the current frequency multiplier, and provide a frequency synthesis type low-noise frequency multiplier based on a phase-locked loop circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier
  • Phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier
  • Phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0020] Such as figure 1 Shown, the present invention is mainly by processing chip U, the phase-locked loop circuit that is connected with processing chip U, the harmonic elimination circuit that is connected with processing chip U and phase-locked loop circuit respectively, one end is connected with the VDD pin of processing chip U The other end is connected to the resistor R5 of the 5V power supply, one end is connected to the VSS pin of the processing chip U, the other end is connected to the resistor R6 of the power supply, the positive pole is connected to the RC pin of the processing chip U, and the negative pole is connected to the resistor R8. The capacitor C3 connected to the R pin of the processing chip U, one end is connected to the C pin of the processing chip U, and the other end is connected to the negative pole of the capacitor C3, and the resistor R7 is connected to the Q pin of the processing chip U It consists of a frequency synthesis circuit and an output amp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier. The phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier is characterized by being mainly composed of a processing chip U, a phase-locked loop circuit connected with the processing chip U, a harmonic elimination circuit respectively connected with the processing chip U and the phase-locked loop circuit, a resistor R5 with one end connected with the VDD pin of the processing chip U and the other end connected with a 5V power source, a resistor R6 with one end connected with the VSS pin of the processing chip U and the other end connected with the power source, and a capacitor C3 with the positive electrode connected with the RC pin of the processing chip U and the negative electrode connected with the R pin of the processing chip U after the negative electrode is connected with a resistor R8. The phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier can process the phase of a signal to enable the phase of the signal to be steadier and avoid a phase lock-loosing phenomenon of the signal in a conversion process, so that the signal stability is improved greatly. The phase-locked loop circuit based frequency synthesis type low-noise frequency multiplier can process the frequency of the signal, so that the signal resolution is improved greatly and the signal can be identified more easily.

Description

technical field [0001] The invention relates to a frequency multiplier, in particular to a frequency synthesis type low-noise frequency multiplier based on a phase-locked loop circuit. Background technique [0002] With the continuous development of electronic technology, frequency multipliers are used more and more widely. For example, the transmitter can make the main oscillator oscillate at a lower frequency to improve frequency stability; Large frequency offset; in the phase keying communication machine, the frequency multiplier is an important component of the carrier recovery circuit. It can be seen that the frequency multiplier plays an important role in the process of industrial production. However, the currently used frequency multiplier generates a large number of harmonics, which makes the phase of the output signal unstable, resulting in excessive noise of the frequency multiplier. Moreover, the higher the number of frequency multiplications, the greater the fr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03B19/14H03L7/08
CPCH03B19/14H03L7/08
Inventor 汤福琼
Owner CHENGDU KANUOYUAN TECH CO LTD