Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Shifting register, gate driving circuit and display device

A shift register and gate technology, applied in the field of gate drive circuits, display devices, and shift registers, can solve the problems of large jump voltage △Vp, inability to easily output scanning signals, and flickering of the display panel display.

Active Publication Date: 2016-11-09
BOE TECH GRP CO LTD +1
View PDF3 Cites 19 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the existing gate drive circuit cannot easily output a scan signal with a chamfered waveform, so that when the display transistor is turned on to off, due to the large coupling capacitance between the gate and the drain of the display transistor, The jump voltage △Vp generated by the voltage on the pixel electrode is relatively large, which will cause problems such as flickering and afterimages when the display panel displays pictures.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Shifting register, gate driving circuit and display device
  • Shifting register, gate driving circuit and display device
  • Shifting register, gate driving circuit and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0150] by Figure 4a The structure of the shift register shown is taken as an example to describe its working process, wherein, in Figure 4a In the shift register shown, all the switch transistors are N-type switch transistors, and the voltage amplitude of the first clock signal terminal CK1 is V CK1 and the voltage amplitude V of the second clock signal terminal CK2 CK2 Not the same, the potential of the reference signal terminal VSS is low potential, the corresponding input and output timing diagram is as follows Figure 5a shown. Specifically, choose the Figure 5a The five stages of T1, T2, T3, T4 and T5 in the shown input and output timing diagram.

[0151] In the T1 phase, Input=1, Reset=0, CK1=0, CK2=0, CK3=1, CS1=0, CS2=1.

[0152] Because Reset=0, so the seventh switch transistor M7 and the twelfth switch transistor M12 are both cut off; because Input=1, so the sixth switch transistor M6 is turned on; The signal of high potential is provided to the first node A...

Embodiment 2

[0168] by Figure 4b The structure of the shift register shown is taken as an example to describe its working process, wherein, in Figure 4b In the shift register shown, all switching transistors are P-type switching transistors, and the voltage amplitude of the first clock signal terminal CK1 is V CK1 and the voltage amplitude V of the second clock signal terminal CK2 CK2 Not the same, the potential of the reference signal terminal VSS is high potential, and the corresponding input and output timing diagram is as follows Figure 5b shown. Specifically, choose the Figure 5b The five stages of T1, T2, T3, T4 and T5 in the shown input and output timing diagram.

[0169] In the T1 phase, Input=0, Reset=1, CK1=1, CK2=1, CK3=0, CS1=1, CS2=0.

[0170] Because Reset=1, so the seventh switch transistor M7 and the twelfth switch transistor M12 are all cut off; Because Input=0, so the sixth switch transistor M6 is turned on; Because the sixth switch transistor M6 is turned on and...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a shifting register, a gate driving circuit and a display device. The shifting register comprises an input module, a first reset module, a node control module, a cutting angle control module, a first output module and a second output module, wherein through the setting of the cutting angle control module and the mutual cooperation of the six modules, the potential of a scanning signal output by a driving signal output end can be changed to form a scanning signal with a cutting angle waveform; and when the scanning signal with the cutting angle waveform passes through each gate line in sequence to be input into each pixel unit in the corresponding lines, the leaping voltage <Delta>Vp can be decreased, so that the phenomena such as flicker, residual images and the like of a display panel are improved and the display quality of the display panel is improved.

Description

technical field [0001] The invention relates to the field of display technology, in particular to a shift register, a gate drive circuit and a display device. Background technique [0002] With the rapid development of display technology, the display panel is more and more developed towards the direction of high integration and low cost. Among them, the gate driver on array (Gate Driver on Array, GOA) technology integrates the thin film transistor (Thin Film Transistor, TFT) gate switching circuit on the array substrate of the display panel to form a scan drive for the display panel, so that the gate driver can be omitted. The wiring space of the Bonding area of ​​the integrated circuit (Integrated Circuit, IC) and the fan-out (Fan-out) area can not only reduce the product cost in terms of material cost and manufacturing process, but also enable the display panel to achieve Beautiful design with symmetry on both sides and narrow borders; moreover, this integration process c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G11C19/28G09G3/20
CPCG09G3/20G11C19/28G09G2310/0286G11C19/184G09G2300/0408G09G2310/0267G09G3/3677G11C19/18
Inventor 赵剑陈沫熊雄
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com