Via hole chamfer prediction method

Abstract

The invention discloses a via hole chamfer prediction method and belongs to a field of displays. The method includes measuring etching rates of M passivation sublayers in the same etching condition; according to the magnitude of the etching rates to the M passivation sublayers, predicating whether chamfers would be generated or not when via holes are formed in the passivation layer, wherein the passivation layer includes N sublayers arranged in a laminating manner; M sublayers among the N sublayers are corresponding to the passivation sublayers in a one-to-one manner; the sublayers in corresponding arrangement has identical growth condition with the passivation sublayers; M is smaller than or equal to N and is greater than 1 and M, N are both positive integers; the passivation sublayer corresponding to one sublayer which is the lower one in two adjacent sublayers in the M sublayers is the first passivation sublayer and the passivation sublayer corresponding to the other sublayer which is the higher one is the second passivation sublayer. Through measuring and then comparing the etching rates of the at least two passivation sublayers, whether the chamfers would be generated when the via holes are etched in the passivation layers can be predicated. The method is simple in judgment, low in time cost and is also low in cost.

Description

technical field [0001] The invention relates to the field of displays, in particular to a method for predicting chamfering of via holes. Background technique [0002] Thin Film Transistor-Liquid Crystal Display (TFT-LCD) uses the change of the electric field intensity on the liquid crystal molecular layer sandwiched between the upper and lower substrates to change the orientation of the liquid crystal molecules, thereby controlling the intensity of light transmission. A display device to display images. The structure of a liquid crystal display generally includes a backlight module, a polarizer, an array substrate, a color filter (Color Filter, CF) substrate, and a layer of liquid crystal molecules filled in a cell formed by the two substrates. [0003] The array substrate includes a substrate, a gate electrode, a gate insulating layer, an active layer, a source drain electrode and a passivation layer stacked in sequence on the substrate, a pixel electrode is arranged on th...

AI Technical Summary

Problems solved by technology

[0005] In order to solve the problem of long time consumption and high cost when using a scanning electron microscope to detect via holes, the embodiment of the present invention provides a method for predicting via hole chamfering

Images