Topology circuit of three-level DCDC current transformer and common-mode voltage restraining method
A topology circuit and converter technology, applied in the direction of adjusting electrical variables, converting DC power input to DC power output, instruments, etc., can solve the problems of low common mode voltage and high common mode voltage of three-level DCDC circuit
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0052] Please refer to figure 2 , the embodiment of the present application provides a topology circuit of a three-level DCDC converter, the topology circuit includes: a DC source U batt21 , the first to the eighth capacitor unit, the first inductance unit L 21 , the second inductance unit L 22 and the first to fourth transistors (Q 21 ~Q 24 ); wherein, each transistor is provided with a parasitic diode between the drain and the source, which are respectively diodes (D 21 ~D 24 );
[0053] The first capacitor unit includes a first capacitor C 21 , whose two ends are directly connected to the DC source U batt21 Positive and negative port connections;
[0054] The first transistor Q 21 The first end passes through the first inductance unit L 21 with the DC source U batt21 connected to the positive port, the first transistor Q 21 The second end of the second end is grounded through the second capacitor unit; the second capacitor unit includes a second capacitor C 22...
Embodiment 2
[0080] Based on the same inventive concept, the embodiment of the present application also provides a common-mode voltage suppression method for a three-level DCDC converter, which is applied to the topology circuit described in Embodiment 1. Please refer to figure 2 , the topological circuit includes a first connection point a, a second connection point N and a third connection point b, and the first transistor Q 21 with the second transistor Q 22 Connected through the first connection point a, the second transistor Q 22 with the third transistor Q 23 Connected through the second connection point N, the third transistor Q 23 with the fourth transistor Q 24 Connected through the third connection point b; the common mode voltage suppression method includes:
[0081] at DC source U batt21 The connection between the positive port and the second connection point N includes an eleventh capacitor C 211 The ninth capacitor unit, and the DC source U batt21 The connection betwe...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



