Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High Performance X-structure Multilayer General Routing Method in VLSI

A large-scale integrated circuit and overall wiring technology, applied in the field of integrated circuit computer-aided design, can solve problems such as the overall wiring algorithm that has not yet been developed, and achieve the effect of increasing the overflow number

Active Publication Date: 2021-01-29
上海立芯软件科技有限公司
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the existing research on the overall routing problem of non-Manhattan structures is limited to the research on the overall routing problem of single-layer structures. As far as we know, no overall routing algorithm research has been carried out considering the two conditions of non-Manhattan structures and multi-layer structures.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High Performance X-structure Multilayer General Routing Method in VLSI
  • High Performance X-structure Multilayer General Routing Method in VLSI
  • High Performance X-structure Multilayer General Routing Method in VLSI

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053] The technical solution of the present invention will be specifically described below in conjunction with the accompanying drawings.

[0054] Aiming at the overall wiring problem considering the two important conditions of non-Manhattan structure and multi-layer wiring structure, the X structure is used as the representative of non-Manhattan structure. On the basis of the previous single-layer overall wiring algorithm research, the present invention is based on the integer programming model (integer Linear programming (ILP for short) and particle swarm optimization (PSO for short), aiming at a series of deficiencies in the existing work, proposed four effective improvement strategies, and introduced a multi-layer wiring model and a layer scheduling strategy. Thus, a high-performance X-structure multilayer overall router is constructed, which is called FZU-Router. The work of the present invention is the first effective solution to the X-structure multilayer overall wirin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a high-performance X-structure multi-layer overall wiring method in VLSI. On the basis of the XGRouter router, it provides: adding new types of wiring methods, subgroup optimization algorithms and maze wiring based on new wiring costs The combination of the pre-routing capacity reduction strategy in the initial stage, the design of a dynamic resource scheduling strategy, and then the introduction of a multi-layer routing model, simplifying the integer linear programming model of XGRouter, and finally building a high-performance X-structure multi-layer overall routing device. The results of simulation experiments on the standard test circuit show that compared with other general routers, the most important optimization objectives in multilayer general routing—the number of overflows and the total cost of line lengths—have achieved the best results.

Description

technical field [0001] The invention relates to the technical field of computer-aided design of integrated circuits, in particular to a high-performance X-structure multilayer overall wiring method in ultra-large-scale integrated circuits. Background technique [0002] As the size of semiconductors and interconnects continues to shrink, interconnects seriously affect many key design indicators. Therefore, the wiring stage that organizes the actual routing positions of interconnects is very important in today's VLSI (very large scale integration, referred to as VLSI) physical design becomes particularly important. The complex routing process is composed of two stages: overall routing and detailed routing. In general routing, the routing of each net is assigned to each channel routing area, and the routing problems of each channel area are clearly defined. The detailed routing gives the specific location of each net in the channel area. Therefore, the quality of overall wir...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F30/394G06F30/398
CPCG06F30/392G06F2111/04G06F2111/06
Inventor 刘耿耿郭文忠陈国龙
Owner 上海立芯软件科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com