Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Access method, device and medium on FPGA accelerator card, and medium

An access method and accelerator card technology, applied in the field of cloud computing, to achieve the effect of ensuring accuracy and high availability

Inactive Publication Date: 2018-05-01
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF6 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, there is no effective mechanism to realize the access and use of the FPGA accelerator card by the virtual system

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Access method, device and medium on FPGA accelerator card, and medium
  • Access method, device and medium on FPGA accelerator card, and medium
  • Access method, device and medium on FPGA accelerator card, and medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0044] figure 1 It is a flowchart of a method for accessing an FPGA accelerator card provided by an embodiment of the present invention. Please refer to figure 1 , the specific steps of the method for accessing the FPGA accelerator card include:

[0045] Step S10: Establish a kernel communication connection between the virtual system and the main system on the driver layer through the kernel virtual machine in the kernel state.

[0046] Wherein, the kernel virtual machine is installed in the main system, and the virtual system is installed in the kernel virtual machine.

[0047] It should be noted that the kernel state is the state in which the CPU has the most authority, and can access all data in the memory, including data in peripheral devices such as hard disks and network cards. data interaction. The kernel virtual machine is usually installed in the main system of the server. The virtual system can be carried by the kernel virtual machine, which is equivalent to cont...

Embodiment 2

[0054] figure 2 It is a flow chart of another method for accessing the FPGA accelerator card provided by the embodiment of the present invention. figure 2 In steps S10 and S12 and figure 1 Same, no more details here.

[0055] Such as figure 2 As shown, as a preferred implementation manner, before the original data in the virtual system is transmitted to the main system through the kernel communication connection, the method further includes:

[0056] Step S20: setting a criterion for judging the priority of the virtual system.

[0057] Step S21: Determine the priority order of the virtual systems according to the determination criteria.

[0058] Correspondingly, step S11 is specifically:

[0059] Step S22: According to the order of priority, the original data is transmitted to the main system through the kernel communication connection, and the target FPGA accelerator card that has established a connection with the main system in advance is searched according to the pu...

Embodiment 3

[0075] The embodiment of the method for accessing the FPGA accelerator card has been described in detail above, and the present invention also provides a device for accessing the FPGA accelerator card corresponding to the method, due to the implementation of the embodiment of the device part and the method part The examples correspond to each other, so for the embodiments of the device part, please refer to the description of the embodiments of the method part, and details will not be repeated here.

[0076] image 3 A structural diagram of an access device for an FPGA accelerator card provided by an embodiment of the present invention. The access device to the FPGA accelerator card provided by the embodiment of the present invention specifically includes:

[0077] The connection module 10 is configured to establish a kernel communication connection between the virtual system and the main system on the driver layer through the kernel virtual machine in the kernel mode.

[00...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an access method, device and medium on a FPGA accelerator card, and a medium. The method comprises the following steps: establishing kernel communication connection about a driver layer between a virtual system and a main system through a kernel virtual machine under a kernel state; transmitting the original data in the virtual system to the main system through the kernel communication connection, and searching a target FPGA accelerator card establishing the connection with the main system in advance according to a destination identifier of the original data; operatingthe original data through the target FPGA accelerator card to obtain result data, and transmitting the result data back to the virtual system according to a source identifier of the original data. Through the access method disclosed by the invention, the access and use on the FPGA accelerator card by the virtual system are realized, the accuracy of data transmission between various virtual systemsand the FPGA accelerator cards and the high availability of the whole mechanism are guaranteed. Furthermore, the invention further provides an access device and medium on the FPGA accelerator card with the above advantages.

Description

technical field [0001] The invention relates to the field of cloud computing, in particular to an access method, device and medium for an FPGA accelerator card. Background technique [0002] The FPGA accelerator card refers to using the high-speed computing capability of the FPGA to accelerate the calculation of the original data sent by the processor, and return the calculated result data to the processor, so as to assist the processor to complete data processing and improve the overall operation. Therefore, with the assistance of the FPGA accelerator card, the processor can efficiently complete encryption and decryption operations, image processing, decompression and other computing tasks that require high computing performance. [0003] Now that cloud computing services are being applied on a large scale, server devices are usually virtualized into multiple isolated virtual systems, and each virtual system processes data independently. For acceleration, it is necessary t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/455G06F13/40
CPCG06F9/45558G06F13/40
Inventor 王彦伟
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com