Novel slew rate enhancement circuit and low dropout regulator

Abstract

The invention is applicable to circuit design, and provides a novel slew rate enhancement circuit comprising a plurality of MOS tubes and a plurality of capacitors; the plurality of capacitors are used for detecting the change of feedback voltage input from the outside, and sending a control signal to the plurality of MOS tubes when detecting that the feedback voltage changes; the plurality of MOStubes are used for controlling rising or reduction of voltage output from the output terminal of the novel slew rate enhancement circuit according to the control signal, so that limitation of the slew rate of a power regulation tube connected with the output terminal of the novel slew rate enhancement circuit is improved. The novel slew rate enhancement circuit provided by the embodiment of the invention can improve the limitation of the slew rate of the power regulating tube at the moment of load jumping change, so as to improve the integral instant response and reduce quiescent current. When load current generates transient change or generates switching rag and peak, change of output voltage can be rapidly detected by the feedback voltage, and charging and discharging can be performed on the grid capacitance and Maitreya equivalent capacitance of the power regulating tube, and finally the transient characteristic of the circuit is greatly improved.

Description

technical field [0001] The invention belongs to circuit design, in particular to a novel slew rate enhancing circuit and a low-dropout linear regulator. Background technique [0002] With the development of people's living standards, all kinds of portable electronic devices, such as mobile phones and tablet computers, are increasingly inseparable from life. Such portable devices usually use 5V or 12V power supply, but the internal power supply of the chip is usually below 3V, while low-voltage The differential linear regulator LDO (Low Dropout Regulator) is the best choice for this kind of step-down conversion, and the related circuits of LDO have become a very important type of circuit in power management chips. LDO has the advantages of simple structure, low cost, small chip area, and low static power consumption. [0003] Traditional LDO related circuits such as figure 1 , because most of the chips on the market use digital-analog hybrid circuits. When the chip is work...

AI Technical Summary

Problems solved by technology

[0004] The technical problem to be solved by the present invention is to provide a novel slew rate enhancement circuit and a low-dropout linear regulator, aiming at improving the transient characteristics by adopting an off-chip capacitor and increasing the quiescent current in the prior art, which makes the LDO layout area Problems of increased size and increased power consumption

Images