Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

An adaptive digital background calibration circuit and method with adjustable down-sampling rate

A technique for downsampling rate and calibrating circuits, applied in analog/digital conversion calibration/testing, energy-saving methods, electrical components, etc., can solve the problems of power consumption redundancy of digital processing circuits, and reduce power consumption redundancy , low power consumption, guaranteed speed and accuracy

Active Publication Date: 2021-08-27
CHINA ELECTRONIC TECH GRP CORP NO 38 RES INST
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This technology has the following disadvantages: the downsampling rate of the low-speed and high-precision reference analog-to-digital converter is fixed, and when the calibration value tends to stabilize in the later stage of calibration, a larger downsampling rate can be used to reduce the operating frequency of the digital signal processing circuit. Thereby reducing its power consumption, that is, the fixed downsampling rate makes the digital processing circuit have power consumption redundancy

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • An adaptive digital background calibration circuit and method with adjustable down-sampling rate
  • An adaptive digital background calibration circuit and method with adjustable down-sampling rate
  • An adaptive digital background calibration circuit and method with adjustable down-sampling rate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0030] Such as figure 1 As shown, an adaptive digital background calibration circuit with adjustable downsampling rate, including:

[0031] A sample-and-hold circuit samples the analog input signal and keeps the sampled signal unchanged during subsequent analog-to-digital conversion;

[0032] The first downsampler performs downsampling processing on the data sent to the reference branch to ensure that the low-speed high-precision reference analog-to-digital converter of the reference branch can work normally;

[0033] A low-speed high-precision reference analog-to-digital converter provides an accurate reference source for calibration;

[0034] The high-speed analog-to-digital converter to be calibrated refers to a high-speed analog-to-digital converter that needs to be processed by a calibration circuit;

[0035] Adaptive digital filter, according to the value of the calibration error output by the subtractor, according to the adaptive filtering algorithm, continuously update...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a self-adaptive digital background calibration circuit with adjustable down-sampling rate, comprising a sample-and-hold circuit; a first down-sampler; a low-speed high-precision reference analog-to-digital converter, which provides an accurate reference source required for calibration; a high-speed standby Calibration of the analog-to-digital converter refers to a high-speed analog-to-digital converter that needs to be processed by a calibration circuit; an adaptive digital filter; a second downsampler; a downsampling rate regulator; Subtract the data after the analog-to-digital conversion of the branch to be calibrated to complete the numerical comparison process of the branch to be calibrated and the reference branch. The invention also discloses a calibration method of an adaptive digital background calibration circuit with an adjustable downsampling rate. The present invention improves the constant down-sampling rate in the traditional digital background calibration technology to an adjustable down-sampling rate that can change continuously with the calibration process, and increases the down-sampling rate in the middle and later stages of calibration, that is, reduces the operating frequency of the digital circuit, thereby reducing the frequency of the digital circuit. power consumption.

Description

technical field [0001] The invention relates to the technical field of digital-analog hybrid integrated circuit design, in particular to an adaptive digital background calibration circuit and method with adjustable down-sampling rate. Background technique [0002] In recent years, with the reduction of process feature size, the advantages of digital circuits have become increasingly obvious. Digital background calibration technology has become the mainstream calibration technology for high-speed and high-precision analog-to-digital converters by converting the accuracy of analog circuits into the complexity of digital signal processing circuits. [0003] There is an adaptive digital background calibration technology with adjustable downsampling rate. Background technology reference document: "IEEETRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS" No. 51 "Least MeanSquare Adaptive Digital Background Calibration of Pipelined Analog-to-Digital Converters" and BackgroundAD...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03M1/10H03M1/00
CPCH03M1/002H03M1/1009
Inventor 孔德鑫孙金中李冬张明科莫啸
Owner CHINA ELECTRONIC TECH GRP CORP NO 38 RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products