Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Solving method of fpga operation circuit and Spearman's order correlation coefficient

A technology for computing circuits and computing results, applied in electrical digital data processing, computing, digital data processing components and other directions, can solve problems such as time-consuming, complex circuit structure, time-consuming calculation and solving, etc., to achieve rapid solutions and simplify FPGA operations Hardware circuit, the effect of speeding up operation

Active Publication Date: 2021-09-03
GUANGDONG UNIV OF TECH
View PDF9 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In the prior art, on the one hand, the CPU is often used to calculate and solve the SR, but because the CPU mainly adopts a serial calculation method, it is limited by the limitations of serial operations, resulting in a time-consuming calculation and solution of the SR by the CPU; On the one hand, there is also the use of FPGA to design mathematical operation circuits to calculate and solve SR, but it requires two signals X i , Y i Find the rank P i and Q i , two sorting circuits are required, not only there is a problem of long time consumption, but also the circuit structure is relatively complicated

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Solving method of fpga operation circuit and Spearman's order correlation coefficient
  • Solving method of fpga operation circuit and Spearman's order correlation coefficient
  • Solving method of fpga operation circuit and Spearman's order correlation coefficient

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0058] The generalized relative coefficient explains the internal relationship among PPMCC, KT and SR. make Represents n pairs of independent and identically distributed data pairs generated by the binary continuous distribution parent; the data pair sequence according to Arranged in ascending order, a new set of data pair sequences can be obtained where X 1 n is an ordinal statistic about X, and the corresponding Y [i] call it X (i) accompaniment; assuming X j in sequence The kth position in , then define the number k as X j rank of , denoted as P j ; Similarly put Y j The rank of is defined as Q j . The generalized correlation coefficient is defined as follows:

[0059]

[0060] when a ij =P j -P i and b ij =Q j -Q i The Spearman rank-order correlation coefficient can be derived γ s , which is the Spearman rank correlation coefficient derived from the generalized correlation coefficient using the original method. After research, the inventor found...

Embodiment 2

[0100] see figure 2 , is a schematic flowchart of a method for solving the Spearman rank-order correlation coefficient provided in Embodiment 2 of the present invention. The method is performed by the FPGA computing circuit provided by the embodiment of the present invention, and the steps are as follows:

[0101] S11. Signal X i Send it to the row and column storage block to get X 1 …X i …X n and x 1 …X j …X n , to complete the first-level cache;

[0102] S12, the X obtained in step S11 1 …X i …X n and x 1 …X j …X n into the comparator array to complete the n 2 comparison operation to get a ij =sign(x j -x i ), and sent to the pipeline to complete the secondary cache;

[0103] S13. Signal Y i Send it to the sorting circuit to get the rank Q 1 …Q n , the process is done in parallel n 2 second sorting operation;

[0104] S14. Rank Q 1 …Q n Send it to the row and column storage block to get Q 1 …Q i …Q n and Q 1 …Q j …Q n , to complete the first-l...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the present invention discloses an FPGA operation circuit and a method for solving the Spearman rank correlation coefficient. The circuit includes: a comparator array, a subtractor array, an array multiplication accumulator, a multiplier, a square root, and a divider. Sorting circuits, row and column storage blocks, pipelines, control units, registers. The technical solution provided by the embodiment of the present invention can simplify the FPGA operation hardware circuit designed based on the generalized relative coefficient by improving the partial definition formula of the Spearman rank correlation coefficient derived from the generalized correlation coefficient, accelerate the operation speed, and achieve real-time and fast The purpose of solving SR.

Description

technical field [0001] The embodiment of the present invention relates to the technical field of data processing, and in particular to an FPGA operation circuit and a method for solving the Spearman rank correlation coefficient. Background technique [0002] Correlation analysis originated in the pioneering period of statistics in the 1900s, and is still a research hotspot in the field of statistical signal processing. The so-called correlation is an index that characterizes the strength of the statistical relationship between two random variables or two signals. If one random variable increases (decreases) with the increase (decrease) of the other random variable, then the two random variables satisfy a positive correlation; Large (decrease) and decrease (increase), then the two random variables satisfy a negative correlation. In biomedicine, the correlation analysis of multi-channel signals (brain wave, electrocardiogram, etc.) is very important, but in practical applica...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F7/575
CPCG06F7/575
Inventor 陈昌润徐维超章云
Owner GUANGDONG UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products