Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor structure

A technology of semiconductor and stacked structure, applied in the direction of semiconductor devices, electrical solid devices, electrical components, etc., can solve the problems of large stress on the substrate, affecting the performance of the memory, and prone to voids, etc., to reduce the possibility of warping , reduced strain, and reduced grain size

Pending Publication Date: 2018-12-07
YANGTZE MEMORY TECH CO LTD
View PDF14 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The polysilicon layer has less strain after subsequent high-temperature annealing, but usually there is a gap with the inner wall surface of the gate line spacer, which cannot be completely attached to the surface of the gate line spacer, and voids are prone to appear inside, which affects the final formed memory performance; the amorphous semiconductor material layer can fill the gate line spacer, and there is no gap between the surface of the gate line spacer and no void inside, but crystallization will occur after subsequent high-temperature annealing, and a large stress will be applied to the substrate , which leads to problems such as substrate warpage, which affects the performance of the final memory
[0005] Therefore, the performance of the memory formed by the prior art needs to be further improved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structure
  • Semiconductor structure
  • Semiconductor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] A semiconductor structure proposed by the present invention and its preparation method will be described in detail below with reference to the accompanying drawings and specific embodiments.

[0022] see figure 1 , is a flow chart of the method for preparing the semiconductor structure in a specific embodiment. The manufacturing method of the semiconductor structure includes the following steps: S11: providing a substrate, and a stack structure is formed on the surface of the substrate. S12: Forming a gate line spacer in the stack structure, the gate line spacer penetrating through the stack structure to the surface of the substrate. S13: forming a semiconductor layer in the gate line spacer, the semiconductor layer is filled in the gate line spacer, and the semiconductor layer is doped with dopant atoms, and the dopant atoms can reduce the The grain size of the semiconductor layer.

[0023] see Figure 2 to Figure 6 , is a structural schematic diagram of a process ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a semiconductor structure comprising a substrate, a memory stacked structure formed on the surface of the substrate, a grid line spacing slot penetrating the memory stacked structure to the surface of the substrate, and a semiconductor layer filling the grid line spacing slot. The semiconductor layer is doped with doping atoms for reducing the crystal particle size. The semiconductor layer formed based on the semiconductor structure has small crystal particles; and the performance of the semiconductor structure can be improved.

Description

technical field [0001] The invention relates to the field of semiconductor production and preparation, in particular to a semiconductor structure. Background technique [0002] In recent years, the development of flash memory (Flash Memory) is particularly rapid. The main feature of flash memory is that it can keep stored information for a long time without power on, and has the advantages of high integration, fast access speed, easy erasing and rewriting, etc. Has been widely used. In order to further increase the bit density (Bit Density) of the flash memory while reducing the bit cost (Bit Cost), three-dimensional flash memory (3D NAND) technology has been developed rapidly. [0003] In the process of forming a 3D NAND memory, it is necessary to form a stacked structure consisting of a sacrificial layer and an insulating layer on the surface of the substrate, then etch the stacked structure to form a gate line spacer, and then fill the gate line spacer with a semiconduc...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/11524H01L27/11556H01L27/1157H01L27/11582H10B41/35H10B41/27H10B43/27H10B43/35
CPCH10B41/35H10B41/27H10B43/35H10B43/27
Inventor 王秉国宋海李磊
Owner YANGTZE MEMORY TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products