Novel TO-220 type semiconductor packaging structure
A TO-220, packaging structure technology, used in semiconductor devices, semiconductor/solid-state device components, electrical solid-state devices, etc., can solve problems such as poor heat dissipation performance, increase the sealing area, improve space utilization, The effect of improving package utilization
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0023] see figure 1 , figure 2 , image 3 , the novel TO-220 type semiconductor packaging structure includes a housing 1, a base island frame 2, and pins 12. The housing 1 is provided with a through hole 11, and the through hole 11 is arranged on the upper end of the housing 1. , the housing 1 includes a colloidal package, the colloidal package of the housing 1 is at least higher than the center point of the through hole 11; the colloidal package and the front surface of the housing 1 are in the same plane, not a stepped surface, The base island frame is arranged in the housing, and the back heat dissipation surface (not shown) of the base island frame 2 is exposed.
[0024] The base island frame 2 is arranged in the casing; the base island frame 2 is provided with at least one inner frame 3, on which an electronic component 4 is arranged, and on the base island frame 2 is also provided with a semiconductor crystal Circle 5, the inner frame 3 on the base island frame 2 and...
Embodiment 2
[0037] see figure 1 , figure 2 , image 3 , the difference from the above-mentioned embodiment is that the pin size of the present invention is the pin size of TO-220 type semiconductor package. Since the present invention utilizes the traditional To-220 frame, the pins and fixing holes of the product can be compatible with the fixing hole positioning and pin installation of the old traditional TO-220, which greatly reduces the user cost.
[0038] Preferably, the typical value of the gap between the pins is 2.54mm.
Embodiment 3
[0040] see figure 1 , figure 2 , image 3 , The difference from the above embodiment is that in this embodiment, the number of said inner frames 3 can be set to 2 or 3 or 5, or even more. Due to the increase in the number of inner frames 3, at the same time, the number of electronic components or wafers placed on the inner frame 3 will also increase, so that more electronic components or wafers are added in the limited space in the semiconductor packaging structure, It can greatly improve the function or effect of semiconductors.
[0041]In this embodiment, control circuits, components or wafers can be loaded on the inner frame 3 , and the electrical connection of some components on the inner frame 3 can be provided. According to actual needs, it can also serve as an electrical connection between the inner frame 3 circuit and the base island frame 2, reducing the amount of metal bonding wires, and reducing the difficulty and complexity of the process. The material of the ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


