Unlock instant, AI-driven research and patent intelligence for your innovation.

CPU reset monitoring device

A monitoring device and reset chip technology, which is applied in hardware monitoring, generation of response errors, error detection of redundant data in calculations, etc., can solve the difficulty of increasing system maintenance, failure to find faults in a timely and effective manner, and reset The solution cannot distinguish the cause of reset and other problems, so as to restore normal operation and solve system failures

Pending Publication Date: 2019-06-21
SHENZHEN YOUHUA COMM TECH
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the existing technology, the reset operation is usually assisted by a reset chip. After the system is reset, the key status information of the software and hardware is cleared. The current reset scheme cannot distinguish the cause of the reset, so maintenance personnel cannot find it in a timely and effective manner. Where the fault lies, increasing the difficulty of system maintenance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CPU reset monitoring device
  • CPU reset monitoring device
  • CPU reset monitoring device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0016] Such as figure 1 As shown, the present embodiment provides a CPU reset monitoring device for performing reset monitoring on the CPU. The CPU reset monitoring device mainly includes a reset button, a reset chip and a delay circuit. in,

[0017] The reset button is used to manually generate pulse signals;

[0018] The reset chip is used to provide a reset signal for auxiliary reset;

[0019] The delay circuit is used for delaying the pulse signal.

[0020] The CPU has an external interrupt input terminal INT and a reset input terminal Reset, the reset chip has a manual reset terminal MR and a reset output terminal Rst, one of the reset buttons is connected to the manual reset terminal MR through a delay circuit, and the other is connected to the external The interrupt input INT is directly connected.

[0021] The scheme of this embodiment can realize the monitoring and recording of manual reset, and its principle is:

[0022] When the reset button is pressed, the res...

Embodiment 2

[0024] refer to figure 2 As shown, this embodiment provides another CPU reset monitoring device, which is based on the CPU reset monitoring device in Embodiment 1, and uses a reset chip with a watchdog timer WDT, such as a 706-type reset chip.

[0025] In addition to the functions in the first embodiment, the reset chip also has a watchdog input terminal WDI and a watchdog output terminal WDO. At the same time, the CPU is also equipped with a watchdog pulse output terminal WDI. The watchdog pulse output terminal WDI is connected with the watchdog input terminal WDI of the reset chip, and the watchdog output terminal WDO is connected with the external interrupt input terminal of the CPU. Similarly, the reset output terminal of the reset chip is connected with the reset input terminal of the CPU. connect.

[0026] The CPU reset monitoring device of this embodiment can not only realize the monitoring and recording of manual reset, but also realize the monitoring and recording o...

Embodiment 3

[0030] refer to image 3 As shown, the present embodiment further provides a CPU reset monitoring device, which is used to reset and monitor the CPU. It includes a delay circuit and a reset chip. The CPU has an external interrupt input terminal INT and a reset input terminal Reset. The reset chip includes a manual The reset terminal MR and the reset output terminal Rst.

[0031] In addition, the above-mentioned CPU also has a watchdog pulse output terminal WDI, and correspondingly, the reset chip also has a watchdog input terminal WDI and a watchdog output terminal WDO, and the watchdog pulse output terminal WDI is connected to the watchdog pulse output terminal WDI. The input terminal WDI is connected; one of the watchdog output terminals WDO is connected to the external interrupt input terminal INT, and the other is connected to the input terminal of the delay circuit.

[0032] The CPU reset monitoring device of the present embodiment can realize the monitoring and recordin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a CPU reset monitoring device, which comprises a reset chip, and is characterized in that a CPU is provided with an external interrupt input end and a reset input end; The reset chip comprises a manual reset end and a reset output end; The CPU reset monitoring device further comprises a reset button and a delay circuit, one path of the reset button is connected to the manual reset end through the delay circuit, and the other path of the reset button and the external interrupt input end are directly connected with the external interrupt input end. And the reset output end of the reset chip is connected with the reset input end of the CPU. According to the method, the reset type can be quickly positioned, and the root cause of abnormal reset can be quickly found, sothat the system fault can be timely and accurately solved, and the normal operation of the system can be quickly recovered.

Description

technical field [0001] The invention relates to the technical field of electronic information and automatic control, in particular to a CPU reset monitoring device. Background technique [0002] There are two situations of system reset: normal reset and abnormal reset, and abnormal reset is usually caused by unexpected system disconnection, software abnormality or hardware abnormality. In the existing technology, the reset operation is usually assisted by a reset chip. After the system is reset, the key status information of the software and hardware is cleared. The current reset scheme cannot distinguish the cause of the reset, so maintenance personnel cannot find it in a timely and effective manner. Where the fault lies, it increases the difficulty of system maintenance. Contents of the invention [0003] Based on this, it is necessary to provide a CPU reset monitoring device, which can not only clearly know the root cause of the abnormal reset, but also record the stat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/07G06F11/30G06F11/14
Inventor 宋英
Owner SHENZHEN YOUHUA COMM TECH