FPGA built-in code version loading method and electronic equipment
An electronic device and version technology, applied in the field of information processing, can solve the problem that the switching speed cannot meet the high-speed requirements of the phased array antenna system, and achieve the effect of improving the update efficiency, reducing the probability of FPGA damage, and improving the applicability
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0040] Please refer to figure 1 , Embodiment 1 of the present application provides a method for loading an FPGA built-in code version, including:
[0041] Step 101: After receiving the version loading instruction, the processor determines that the bit version code corresponding to the version loading instruction is the first version code data;
[0042] The version loading instruction may be an instruction input by the user, or an instruction automatically issued by the FPGA to load a built-in code satisfying a certain function, and so on. The bit version code in the embodiment of the present application may refer to the built-in code that satisfies the FPGA to realize a certain function, and is not limited to the version name of the code. Therefore, as long as it is an instruction that can be used to represent a certain function that the FPGA needs to implement, or an instruction that represents the name of the bit version that the FPGA needs to load, it can be used as the ve...
Embodiment 2
[0064] Embodiment 2 of the present application provides an electronic device applied to FPGA, including:
[0065] Housing 201;
[0066] FPGA connection end, in order to connect described FPGA202;
[0067] The storage device connection end is used to connect the storage device 203; it should be noted that the connection method in the embodiment of the present application can be wired or wireless;
[0068] Processor 204, arranged in the housing, connected with the storage device connection end and the FPGA connection end, for after receiving the version loading instruction, determine that the bit version code corresponding to the version loading instruction is first version code data; reading the first version code data from the storage device in a predetermined manner; loading the first version code data into FPGA by the processor.
[0069] Specifically, the processor 204 may be a general-purpose central processing unit (CPU), or an application-specific integrated circuit (En...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

