Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Time-interleaved ADC mismatch optimization method based on random truncation

A technology of time interleaving and optimization method, applied in the direction of analog/digital conversion calibration/test, analog-to-digital converter, electrical components, etc. The effect of improving spurious-free dynamic range

Active Publication Date: 2020-01-14
UNIV OF ELECTRONICS SCI & TECH OF CHINA +1
View PDF23 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] After the time-interleaved ADC is corrected, the small amount of mismatch that still exists will affect the performance, and this effect will be aggravated as the number of channels increases, and the traditional random optimization technology needs to introduce additional channels, resulting in an increase in area As well as the problem of power consumption, the present invention proposes a time-interleaved ADC mismatch optimization method based on random truncation, by randomly selecting the quantization truncation bits of sub-channels, that is, the quantization bits of a single sub-channel are randomly determined, so that each sampling The quantization cycle can generate one or more available idle channels, and add the idle channels to the idle queue, and the channels in the idle queue can be selected for the next sampling quantization cycle

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Time-interleaved ADC mismatch optimization method based on random truncation
  • Time-interleaved ADC mismatch optimization method based on random truncation
  • Time-interleaved ADC mismatch optimization method based on random truncation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] Below in conjunction with accompanying drawing, further illustrate the present invention through embodiment.

[0025] For the mismatch of the time-interleaved ADC, after being corrected by the correction technology, there are still residual mismatches, and these mismatches will have an increasingly serious impact on the performance of the time-interleaved ADC as the number of channels increases. Based on this, the present invention proposes a time-interleaved ADC mismatch optimization method based on random truncation. The time-interleaved ADC includes M sub-channels, M is a positive integer, and the precision of each sub-channel is N bits, and N is a positive integer. First, in the method proposed by the present invention, when a sampling and quantization period of the time-interleaved ADC starts, there are multiple sub-channels for selection in the idle queue, so that each channel can be randomly scheduled for quantization, thereby realizing random equalization optimiz...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A time-interleaved ADC mismatch optimization method based on random truncation comprises: firstly, establishing an idle queue comprising time-interleaved ADC sub-channels, wherein the idle queue at the initial moment comprises M sub-channels; then, enabling the time-interleaved ADC to start to sample and quantize, wherein the mismatch optimization process in each sampling quantization period is asfollows: when each sampling quantization period starts, selecting one sub-channel from the current idle queue in sequence or randomly for sampling quantization; and randomly truncating i bits from the quantization bits of the selected sub-channels in each sampling quantization period, adding the quantized sub-channels into an idle queue for selection of the next sampling quantization period, andadding the plurality of sub-channels into the idle queue according to a random sequence when the plurality of sub-channels finish quantization at the same time. According to the method, randomized scheduling of the channels can be realized under the conditions of not adding extra channels and not increasing the working frequency of the sub-channels, so that residual mismatch is optimized and balanced, and the spurious-free dynamic range of the time-interleaved ADC and the speed of the time-interleaved ADC are improved.

Description

technical field [0001] The invention belongs to the technical field of analog integrated circuits, and in particular relates to a mismatch optimization method of a time-interleaved ADC based on random truncation. Background technique [0002] With the continuous development of digital signal processing technology, mixed-signal systems have been more and more widely used in medical equipment, military equipment, automotive electronics, consumer electronics and other electronic equipment. In the real world, most signals are analog signals, such as radar signals, wireless communication signals, sound and other signals. In order to process and analyze these analog signals with digital processing technology, it is necessary to use analog-to-digital conversion. ADC (Analog-to-Digital Convertor) is used to convert analog signals into discrete digital signals, so that digital signal processors can be used to process these signals, thereby realizing voice recognition, image recogniti...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03M1/10H03M1/12
CPCH03M1/1009H03M1/121H03M1/1245
Inventor 李靖李成泽姜亦刚罗建于奇宁宁
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products