Preparation method of gan device structure with enhanced two-dimensional electron gas
A device structure and barrier layer technology, applied in electrical components, semiconductor/solid-state device manufacturing, semiconductor devices, etc., can solve problems such as the inability to effectively improve the two-dimensional electron gas density of GaN HEMT devices, reduce interface defects, and improve device performance. , the effect of increasing the density of two-dimensional electron gas
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0040] see Figure 1 to Figure 4 , the present embodiment provides a method for preparing a semiconductor device structure, characterized in that it includes the following steps:
[0041] 1) providing a substrate 100, forming a channel layer 101 above the substrate 100;
[0042] 2) forming a first barrier layer 102 above the channel layer 101;
[0043] 3) dividing the channel layer 101 into a first region 101a and a second region 101b, and removing the first barrier layer 102 above the first region 101a;
[0044] 4) Forming a second barrier layer 103 above the first region 101a.
[0045] In step 1), see figure 1 The S1 step and figure 2 , a substrate 100 is provided, and a channel layer 101 is formed on the substrate 100 .
[0046] As an example, the substrate 100 includes a SiC substrate or a Si substrate, and the channel layer 101 includes a GaN layer. In this embodiment, the substrate 100 is a Si (111) substrate. The thickness of the GaN layer is about 1 micron.
...
Embodiment 2
[0059] This embodiment provides a method for fabricating a semiconductor device structure. Compared with Embodiment 1, the main difference of this embodiment is at least that: the second region is formed above the first region and the first barrier layer. After removing the barrier layer, the second barrier layer above the first barrier layer is removed. Compared with Embodiment 1, in this embodiment, the device structure with higher planarity is obtained by removing the second barrier layer above the first barrier layer.
[0060] The method for removing the second barrier layer above the first barrier layer includes chemical mechanical polishing, photolithography and other processes. Other implementations of this embodiment are the same as those of Embodiment 1, and will not be repeated here.
[0061] In summary, the present invention provides a method for fabricating a semiconductor device structure, comprising the following steps: providing a substrate, forming a channel l...
PUM
| Property | Measurement | Unit |
|---|---|---|
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


