Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Clock processing circuit in chip debugging mode and clock processing method thereof

A technology for processing circuits and debugging modes, which is applied in electrical digital data processing, software testing/debugging, error detection/correction, etc., and can solve problems that affect the chip process and chip operating program development efficiency, so as to improve development efficiency , Optimize the effect of the development process

Pending Publication Date: 2020-07-28
BEIJING TONGFANG MICROELECTRONICS
View PDF3 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

When the system dormancy command appears in the running program of the chip, the chip enters the dormant state, and the chip exits the debugging mode because of this, which causes the interruption of the debugging process of the running program of the chip, which not only affects the development process of the running program of the chip, but also affects the chip Development efficiency of Chip running programs

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Clock processing circuit in chip debugging mode and clock processing method thereof
  • Clock processing circuit in chip debugging mode and clock processing method thereof
  • Clock processing circuit in chip debugging mode and clock processing method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] See figure 2 , The structure diagram of the clock processing circuit in the chip debugging mode implemented in the present invention. In the structure of the clock processing circuit in the chip debugging mode, the clock processing circuit includes a first selector MUX1, a second selector MUX2, a latch and a logical AND gate AND, the first selector MUX1 is connected to the second selector MUX2 , The second selector MUX2 is connected to the latch Latch, and the latch Latch is connected to the logic AND gate AND.

[0020] See figure 2 When the clock processing circuit works, firstly, the external clock signal CLK is given to the clock processing circuit, and the system sleep signal sfr_idlesleepcon_sleepen, the system deep sleep signal sfr_idledbgcon_dbgsleepen, and the system debug signal sfr_idledbgcon1_en are all set to 0 through the external configuration register; then, The system sleep signal sfr_idlesleepcon_sleepen is input to the first selector, and the system dee...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a clock processing circuit in a chip debugging mode and a clock processing method thereof. The clock processing circuit comprises a first selector, a second selector, a latch and a logic AND gate, the first selector is connected with the second selector, the second selector is connected with the latch, and the latch is connected with the logic AND gate. In a chip debugging mode, a chip carries out special processing on the system clock, a system clock signal can be turned over normally, moreover, after the chip enters the dormant state, the system clock does not stop dueto system dormancy, the chip and a computer can normally send and receive the signal for confirming the connection state, the chip can still work normally without exiting the debugging mode, the problem that the chip running program is interrupted in the debugging process is solved, the chip running program development process is optimized, and the development efficiency of the chip running program is improved.

Description

Technical field [0001] The present invention relates to the technical field of integrated circuit digital design, and in particular to a clock processing circuit in a chip debugging mode and a clock processing method thereof. Background technique [0002] During the development of the chip operating program, developers need to continuously debug the chip operating program. At this time, the chip operating mode needs to be switched to the debugging mode, and the chip operating program may contain commands to make the chip system sleep. When the chip enters the sleep state, stopping the system clock will cause the chip to exit the debugging mode, and the program debugging process is interrupted, so that the program following the sleep command cannot be debugged. [0003] Such as figure 1 Shown is the working principle diagram of the existing chip debugging. In the chip debugging working principle diagram, Chip is the chip, which contains the clock processing circuit CLK Circuit; Uli...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/36G06F9/4401
CPCG06F11/3644G06F11/3636G06F9/4418Y02D10/00
Inventor 董宇张召旭乔瑛
Owner BEIJING TONGFANG MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products