Integrated circuit electromagnetic response calculation method and device based on multi-level parallel strategy

A technology of integrated circuits and large-scale integrated circuits, which is applied in CAD circuit design, special data processing applications, etc., can solve the problem of difficult to meet the computational efficiency of multi-layer ultra-large-scale integrated circuits in frequency domain simulation, the reduction of parallel computing efficiency, and the low parallel computing efficiency. And other issues

Active Publication Date: 2020-11-06
北京智芯仿真科技有限公司
View PDF3 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] However, the inventor found in the process of implementing the present invention that in the prior art, the above-mentioned integrated circuit frequency domain simulation calculation process of the electromagnetic response characteristics of frequency points involves a large number of large-scale numerical calculations of the same type, while conventional parallel computing Parallelization is basically aimed at a single computing instance, and parallelism is achieved in the computing part of a large number of cycles. The parallel particles are usually very fine, which leads to a large amount of data exchange between different processes, resulting in a reduction in the efficiency of parallel computing; in addition, the previous parallel strategy did not target different The computing complexity of the calculation module divides parallel computing into different levels, but they are all parallelized at the same level, resulting in a large amount of waiting time for the master process to collect the calculation results of each slave process at different stages during the parallel computing process, making The efficiency of parallel computing is further low; moreover, in order to obtain the electromagnetic response curve of the integrated circuit with smaller errors, it is usually necessary to calculate the response characteristics of a large number of different frequency points, and the parallel computing efficiency in the above-mentioned prior art is low, It is difficult to meet the realistic demand that the calculation of the overall frequency point response characteristics of multi-layer VLSI frequency domain simulation still has high computational efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Integrated circuit electromagnetic response calculation method and device based on multi-level parallel strategy
  • Integrated circuit electromagnetic response calculation method and device based on multi-level parallel strategy
  • Integrated circuit electromagnetic response calculation method and device based on multi-level parallel strategy

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach

[0167] The supernode voltage vector is a vector formed by each supernode reference node voltage;

[0168] The supernode current vector is a vector composed of the sum of all currents flowing into each supernode;

[0169] The length of the voltage vector of the non-reference node is the number of all non-reference nodes, and its i-th element P i is the potential of non-reference node i to its reference node, which is the sum of the voltages of all ideal voltage source branches on the path from non-reference node i to its reference node;

[0170] The row of the mutual conductance matrix of the super node and the non-reference node corresponds to the super node, the column of the mutual conductance matrix of the super node and the non-reference node corresponds to the non-reference point, and the ith row of the super node and the non-reference node Element P of column j ij is the mutual conductance of supernode i and non-reference point j or the self-conduction of non-reference...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The embodiment of the invention discloses an integrated circuit electromagnetic response calculation method and device based on a multi-level parallel strategy. According to the method, the method comprises the steps of dividing the calculation of electromagnetic response characteristics of each frequency point needing to be calculated in frequency domain simulation of the multi-layer super-large-scale integrated circuit into a plurality of calculation subtasks; and respectively carrying out parallel computing on each computing subtask by adopting the plurality of parallel subparticles, and independently executing the plurality of computing tasks corresponding to the plurality of frequency points by utilizing the plurality of parallel coarse particles to finish multi-process parallel computing of the plurality of frequency points. According to the method, the calculation efficiency of each part in the electromagnetic response characteristic calculation of the frequency points in the frequency domain simulation of the multi-layer super-large-scale integrated circuit can be improved, the parallel calculation efficiency of the electromagnetic response characteristics of a large numberof integrated circuits with different frequency points can also be improved, and the efficient calculation requirement is met.

Description

technical field [0001] The invention relates to the field of integrated circuit high-performance computing, in particular to an integrated circuit electromagnetic response calculation method and device based on a multi-level parallel strategy. Background technique [0002] Integrated circuits have played a very important role in all walks of life and are the cornerstone of the modern information society. It is a miniature electronic device or component. It uses a certain process to interconnect the transistors, resistors, capacitors, inductors and other components and wiring required in a circuit, and makes them on a small or several small semiconductor chips or media. on the substrate, and then encapsulated in a package to become a microstructure with the required circuit functions. [0003] In the multi-layer VLSI frequency domain simulation, the obtained electromagnetic response characteristics of multiple frequency points within the frequency range are calculated to obt...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F30/39
CPCG06F30/39
Inventor 唐章宏邹军黄承清汲亚飞王芬
Owner 北京智芯仿真科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products