Unlock instant, AI-driven research and patent intelligence for your innovation.

System-on-Chip with on-chip parallel interface

A system-on-chip and interface technology, applied in the field of system-on-chip, can solve problems such as slow transmission speed, and achieve the effect of meeting diverse data transmission requirements, convenient use, and high transmission rate

Active Publication Date: 2021-09-17
GOWIN SEMICON CORP LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The communication interface between the MCU and external devices includes two types: serial interface and parallel interface. The serial interface adopts serial communication mode, and the communication line is simple, but the data can only be transmitted bit by bit, and the transmission speed is slow.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System-on-Chip with on-chip parallel interface
  • System-on-Chip with on-chip parallel interface
  • System-on-Chip with on-chip parallel interface

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The system-on-a-chip with an on-chip parallel interface of the present invention will be further described in detail below in conjunction with the drawings and specific embodiments. The advantages and features of the present invention will become clearer from the following description. It should be noted that all the drawings are in a very simplified form and use imprecise scales, and are only used to facilitate and clearly assist the purpose of illustrating the embodiments of the present invention.

[0026] The embodiment of the present invention relates to a system-on-a-chip with an on-chip parallel interface. The system-on-a-chip utilizes the advantage that the parallel interface has a faster data transmission rate than the serial interface at the same clock frequency, and is implemented based on an MCU and an FPGA. A parallel interface is built in the system on chip, the purpose is to make the system on chip not only have the advantages of MCU and FPGA, but also rea...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a system-on-chip with an on-chip parallel interface. The system-on-chip includes an MCU core and an FPGA module interacting through a system bus, wherein at least one parallel interface is constructed on-chip by utilizing the programmable logic resources of the FPGA module. Each of the parallel interfaces includes more than two parallel channels, and the number of parallel channels and the data width of each parallel channel are dynamically configured through the MCU core. The system on chip adopts the parallel interface provided in the chip for data transmission, which is expected to obtain a higher transmission rate, which improves the application flexibility of the system on chip, and the number of parallel channels of the parallel interface and the data of each parallel channel The width can be dynamically configured according to the needs, which is convenient for users to use and meet diverse data transmission needs.

Description

technical field [0001] The invention relates to the field of FPGA development, in particular to a system-on-chip with an in-chip parallel interface. Background technique [0002] The functions and performances of traditional FPGA (Field Programmable Gate Array, Field Programmable Gate Array) and CPU (Central Processing Unit) discrete devices are increasingly difficult to meet the increasingly large and diverse data processing requirements. In order to meet the requirements of performance, scalability and integration, the industry has proposed a system-on-chip (SoC) architecture based on FPGA and MCU (Micro-controller Unit, microcontroller) that integrates the advantages of FPGA and CPU. Devices, etc. are connected to the FPGA core, and external devices can be freely expanded according to different application scenarios. It has good scalability and meets the needs of different application fields. It has become a technology hotspot. [0003] The communication interface betwee...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F15/78G06F15/17G06F13/16G06F13/42
CPCG06F13/1668G06F13/4204G06F15/17G06F15/7807
Inventor 刘锴宋宁崔明章李秦飞杜金凤
Owner GOWIN SEMICON CORP LTD