Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip side channel attack noise reduction preprocessing method based on residual learning

A side-channel attack and preprocessing technology, which is applied in neural learning methods, internal/peripheral computer component protection, biological neural network models, etc., can solve the serious negative impact of noise on side-channel analysis, and it is difficult to use and learn noise distribution characteristics, Reduce the adverse effects of noise and other problems, achieve the effect of small noise variance, high signal-to-noise ratio, and improve accuracy

Pending Publication Date: 2021-06-29
BEIJING INST OF COMP TECH & APPL
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, with the increasing integration of cryptographic chip circuits, the increasing types of security protection measures, and the in-depth application of multi-core pipeline technology, the types of noise in cryptographic chip information leakage are becoming more and more complex, and the negative impact of noise on side channel analysis is more serious. It is difficult to effectively reduce the adverse effects of noise with noise reduction methods
Take the filtering noise reduction algorithm as an example. On the one hand, this type of method focuses on the noise reduction of a single energy trace itself at the algorithm level, and it is difficult to use and learn the distribution characteristics of the noise on the entire data set; on the other hand, for different The implementation type of software and hardware cryptography. There is no suitable guidance for parameter selection in this method. The development of the technology strongly depends on the professional experience and trial and error time of the analysts, which leads to a severe limitation of its noise reduction effect, and sometimes even has the negative effect of introducing additional noise.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip side channel attack noise reduction preprocessing method based on residual learning
  • Chip side channel attack noise reduction preprocessing method based on residual learning
  • Chip side channel attack noise reduction preprocessing method based on residual learning

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] In order to make the purpose, content, and advantages of the present invention clearer, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0033] The present invention provides a chip side channel attack noise reduction preprocessing method based on residual learning, which learns the mapping between original energy traces and noise by constructing a deep residual network relationship, so that any noise corresponding to the energy trace corresponding to the characteristics of the acquisition device can be generated, and the noise reduction preprocessing step can be completed by subtracting the generated noise from the original energy trace.

[0034] Such as figure 1 , figure 2 As shown, a kind of chip side channel attack noise reduction preprocessing method based on residual learning provided by the present invention includes the following steps:

[0...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a chip side channel attack noise reduction preprocessing method based on residual learning, and belongs to the technical field of chip security detection. The invention provides a chip side channel attack noise reduction preprocessing method based on residual learning, and the method comprises the steps: learning a mapping relation between an original energy trace and noise through constructing a deep residual network, thereby generating any noise corresponding to an energy trace which accords with the characteristics of collection equipment, subtracting the generated noise from the original energy trace, and completing the noise reduction pretreatment step.

Description

technical field [0001] The invention belongs to the technical field of chip security detection, and in particular relates to a chip side channel attack noise reduction preprocessing method based on residual error learning. Background technique [0002] Cryptographic algorithms exist in information security systems in the form of software or hardware implementations, and these systems are usually deployed in an untrusted or even malicious environment. When any electronic device is running, it may leak physical state information closely related to its internal state (time difference, energy consumption, electromagnetic radiation, sound leakage, light radiation, heat radiation, etc.). Attackers can use the physical state information leaked when these devices are running to recover key information. This type of attack method is called a side channel attack. Side-channel attacks are passive and non-invasive. Attackers can detect and collect encrypted side information (typically ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F21/72G06N3/08
CPCG06F21/72G06N3/084
Inventor 李东方杨光张帅沈炜王志昊
Owner BEIJING INST OF COMP TECH & APPL
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products