Visual target tracking system based on DSP + FPGA

A target tracking and vision technology, applied in the field of visual target tracking system

Pending Publication Date: 2021-11-26
58TH RES INST OF CETC
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Aiming at the deficiencies in the prior art, the present invention provides a visual target tracking system based on DSP+FPGA. The technical problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Visual target tracking system based on DSP + FPGA
  • Visual target tracking system based on DSP + FPGA
  • Visual target tracking system based on DSP + FPGA

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0033] The preferred examples of the present invention will be described below in conjunction with the accompanying drawings. It should be understood that the preferred examples described here are only used to illustrate and explain the present invention, and are not intended to limit the present invention.

[0034] A kind of visual target tracking system based on DSP+FPGA described in the present invention, as figure 1 As shown, it mainly includes the following steps:

[0035] S1: Use the FPGA processor to control the timing of the serial port and video decoding chip to collect image data and receive serial port instructions;

[0036] S1.1: FPGA realizes the reception of tracking command data by controlling the timing of the external serial port chip, writes the command data into the EMIF space of DSP in a transparent transmission mode, and triggers the corresponding GPIO pin interrupt of the DSP processor;

[0037] S1.2: FPGA controls the timing of the video decoding chip c...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to the field of image processing mode recognition, in particular to a DSP + FPGA-based visual target tracking system, which mainly comprises the following processing steps: acquiring image data and receiving a serial port instruction, receiving the image data and an upper computer instruction, tracking a visual target and post-processing the data, and transmitting target deviation measurement data of the system and displaying an image. High-speed data transmission is achieved through a serial high-speed input and output port and an external storage interface between the DSP and the FPGA, mutual data receiving interruption is triggered by changing the pin level of a general purpose input and output port (GPIO) communicated with hardware so as to inform all processes that related data transmission is completed, and high-speed data exchange between the DSP and the FPGA is achieved.

Description

technical field [0001] The invention belongs to the field of image processing pattern recognition, in particular to a visual target tracking system based on DSP+FPGA. Background technique [0002] In the field of computer vision, visual object tracking is a research hotspot and difficulty. Visual tracking estimates the shape, position and occupied area of ​​the tracking target in a continuous sequence of video images, and determines the speed, direction, and trajectory of the target to analyze and understand the target's behavior. At present, it has been widely used in military navigation, intelligent monitoring and medical imaging and other fields. [0003] Among the existing technologies at home and abroad, the main research is to realize the visual target tracking processing on a single FPGA or DSP processor; among them, the programming of the FPGA platform is complicated, which is not conducive to the rapid iterative upgrade of the algorithm program of the processing sy...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04N5/765
CPCH04N5/765
Inventor 孙鹏唐俊胡楷朱鸿泰张巍周弦
Owner 58TH RES INST OF CETC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap