Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Semiconductor structure and manufacturing method of semiconductor structure

A manufacturing method and semiconductor technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, transistors, etc., can solve the problems of complex semiconductor structure process, long process time, and shrinking of semiconductor device feature size, so as to shorten the process time and improve control capability, the effect of increasing the channel length

Active Publication Date: 2022-06-17
CHANGXIN MEMORY TECH INC +1
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] At present, the memory array area and the peripheral circuit area of ​​the semiconductor structure belong to different processes, and the process of the semiconductor structure is complicated and the process takes a long time.
Moreover, with the improvement of the integration level of semiconductor structures and the continuous shrinking of the feature size of semiconductor devices, the process of the memory array area and peripheral circuit area of ​​the semiconductor structure is facing greater challenges.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor structure and manufacturing method of semiconductor structure
  • Semiconductor structure and manufacturing method of semiconductor structure
  • Semiconductor structure and manufacturing method of semiconductor structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0092] In order to make the purposes, technical solutions and advantages of the embodiments of the present disclosure more clear, the technical solutions in the disclosed embodiments will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present disclosure. Obviously, the described embodiments These are some, but not all, embodiments of the present disclosure. Based on the embodiments in the present disclosure, all other embodiments obtained by those skilled in the art without creative efforts shall fall within the protection scope of the present disclosure. It should be noted that, the embodiments of the present disclosure and the features of the embodiments may be arbitrarily combined with each other under the condition of no conflict.

[0093] In the semiconductor structure and the method for fabricating the semiconductor structure provided by the embodiments of the present disclosure, since the plurality of bit ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a semiconductor structure and a manufacturing method of the semiconductor structure, and relates to the technical field of semiconductors, the semiconductor structure comprises a substrate, and the substrate comprises a storage array region and a peripheral circuit region arranged around the storage array region; the plurality of embedded bit lines are arranged in the storage array area of the substrate; the at least one embedded gate is disposed in the peripheral circuit region of the substrate. According to the invention, the plurality of bit lines arranged in the storage array region of the substrate are embedded bit lines, the bit lines are integrally located in the substrate, and the substrate supports the bit lines, so that the bit lines can be effectively prevented from toppling over. Meanwhile, the embedded gate is arranged in the peripheral circuit region of the substrate, the gate is arranged in the substrate in an embedded manner, and the channel length of the gate comprises the sum of the length of the bottom surface, in contact with the substrate, of the gate and the length of the two side walls, so that the channel length of the gate is increased, and the control capability of the gate on the channel is further improved.

Description

technical field [0001] The present disclosure relates to the field of semiconductor technology, and in particular, to a semiconductor structure and a method for fabricating the semiconductor structure. Background technique [0002] At present, the memory array area and the peripheral circuit area of ​​the semiconductor structure belong to different processes, and the process of the semiconductor structure is complicated and time-consuming. Moreover, with the improvement of the integration degree of the semiconductor structure, the feature size of the semiconductor device is continuously reduced, and the process of the memory array area and the peripheral circuit area of ​​the semiconductor structure is faced with greater challenges. SUMMARY OF THE INVENTION [0003] The following is an overview of the subject matter detailed in this disclosure. This summary is not intended to limit the scope of protection of the claims. [0004] The present disclosure provides a semicond...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/06H01L29/08H01L29/423H01L21/336H01L29/78H01L27/108H10B12/00
CPCH01L29/0653H01L29/0847H01L29/42356H01L29/7838H01L29/66568H10B12/00H10B12/34H10B12/482H10B12/09H10B12/488H01L29/66613H01L29/78H10B12/50
Inventor 崔兆培宋影
Owner CHANGXIN MEMORY TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products