Split-gate flash memory unit and preparation method thereof
A storage unit and flash technology, applied in electrical components, semiconductor devices, circuits, etc., can solve the problems of large unit area and high read voltage
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
preparation example Construction
[0070] figure 1 A flowchart of a method for preparing a split-gate flash memory cell provided in this embodiment is as follows: figure 1 As shown, the present invention provides a method for preparing a split-gate flash memory cell, comprising:
[0071] Step S1: providing a substrate on which a source line and two storage bits are formed, the two storage bits are symmetrically arranged, and the source line is located between the two storage bits;
[0072] Step S2: Each of the storage bits includes a floating gate, a gate dielectric layer, an erase gate, a word line gate and a tunnel oxide layer, and the floating gate, the gate dielectric layer, and the erase gate are sequentially stacked on the On the substrate, the gate dielectric layer includes a first dielectric layer and a second dielectric layer, the erase gate includes a first part and a second part, the first dielectric layer covers the floating gate, the second A dielectric layer covers part of the first dielectric l...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


