Semiconductor device
A semiconductor and raised electrode technology, which is applied in semiconductor devices, semiconductor/solid-state device manufacturing, semiconductor/solid-state device components, etc., can solve the difficulty of reducing costs, the difficulty of narrowing the pitch of inner leads, and the inability to realize the size of semiconductor chips Minification and other issues
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment approach 1
[0038] Hereinafter, an embodiment of the present invention will be described with reference to FIGS. 1 to 4 .
[0039] In the COF (Chip On Film, semiconductor device) of this embodiment, as shown in FIG. The bump electrodes 98 are electrically connected to the inner leads 100 and the bump electrodes 98 .
[0040] On the inner leads 100 on the film substrate 101, a solder resist layer 94 is formed as a resist film made of a polyimide-based or polyurethane-based material. The solder resist 94 is provided to prevent problems such as corrosion of the inner lead 100 due to adhesion of conductive or ionic impurities, electric leakage, and the like. In addition, the above-mentioned solder protection layer 94 prevents the inner lead 100 from being disconnected due to external force, and protects the inner lead 100 when it is bent. Furthermore, the solder resist layer 94 is formed to have a thickness of 3 μm to 30 μm. In addition, in order to join the bump electrode 98 and the inner...
Embodiment approach 2
[0080] Next, another embodiment of the present invention will be described with reference to FIG. 5 . In addition, for convenience of explanation, the same reference numerals are assigned to the components having the same functions as those shown in the drawings of the first embodiment above, and their descriptions are omitted.
[0081] On the semiconductor chip 96 of this embodiment, as shown in FIG. 5( a ), the distance from the edge of the semiconductor chip 96 is varied, and bump electrodes formed at a predetermined pitch are formed in three rows. In the following, the distance from the edge of the semiconductor chip 96 to each bump electrode is relatively short, and described in order as the first bump electrode (edge side bump electrode) 68a, the second bump electrode ( 1st inner side bump electrode) 68b, and 3rd bump electrode (2nd inner side bump electrode) 68c. In addition, when referring to any one or both of the first bump electrode 68 a, the second bump electrod...
Embodiment approach 3
[0099] Below, according to Figure 6 ~ Figure 7 Other embodiments of the present invention will be described. In addition, for convenience of explanation, the same reference numerals are attached to the components having the same functions as those shown in the illustrations of Embodiments 1 and 2 above, and description thereof will be omitted.
[0100] In the COF of this embodiment, a part of the inner peripheral side bump electrode 58b of the COF shown in FIG. The remaining bump electrodes 58b are on the inner peripheral side. Specifically, if Figure 6 As shown, the bump electrode 77 is arranged at a position beyond the distance from the end side of the semiconductor chip 96 of the inner peripheral side bump electrode 58b. In addition, the bump electrodes 77 are arranged in an arrangement direction different from that of the outer peripheral side bump electrodes 58a and the inner peripheral side bump electrodes 58b. That is, the two opposing sides of the bump electrode ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 