Pre-biased voltage level shifting circuit for integrated circuit devices utilizing differing power supply levels
a voltage level shifting and integrated circuit technology, applied in logic circuit coupling/interface arrangement, pulse technique, instruments, etc., can solve the problems of circuit implementations not only exhibiting operational speed problems, waste power, and low level translation speed, so as to increase the level translation speed of signals
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0013] With reference now to FIG. 1, a schematic diagram of a prior art voltage level shifting circuit 100 is shown. The circuit 100 comprises a P-channel transistor 102 in series with an N-channel transistor 102 coupled between a node N2 and circuit ground (VSS). The gates of the transistors 102 and 104 are connected to node N1 and the point intermediate the two devices defines a node N3.
[0014] In operation, if the node N1 voltage [V(N1)], when at a "high" logic level, is less than the voltage on node N2 [V(N2)], P-channel transistor 102 may not turn "off" when transistor 104 is turned "on". In this situation, current can flow from node N2 to circuit ground, thus wasting power.
[0015] With reference now to FIG. 2, a schematic diagram of another prior art voltage level shifting circuit 200 is shown. The circuit 200 comprises P-channel transistor 202 connected in series with N-channel transistor 204 between node N3 and circuit ground. Another P-channel transistor 206 in series with N-...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


