Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for fabricating a capacitor containing metastable polysilicon

a polysilicon and capacitor technology, applied in the direction of capacitors, semiconductor devices, electrical devices, etc., can solve the problems of interfering with mps growth, and achieve the effect of easy growth of mps

Inactive Publication Date: 2005-04-07
SK HYNIX INC
View PDF5 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides a method for fabricating a capacitor of a semiconductor device that can form a cylinder without etching back storage node polysilicon. This method helps to easily grow MPS (Meta Poly silicon) that is affected by a carbon component generated through a storage node polysilicon etch back process. The method includes steps of forming an insulating interlayer with a storage node contact hole, forming a polysilicon layer, forming a sacrificial resist layer, selectively removing the sacrificial resist layer, implanting ions, oxidizing the ion-implanted portion of the polysilicon layer, growing an MPS layer, and forming a dielectric layer and an upper electrode on the polysilicon layer including the MPS layer.

Problems solved by technology

In other words, the etch back process for the storage node polysilicon layer, which is performed in order to insulate between cylinders, may interfere the MPS growth.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for fabricating a capacitor containing metastable polysilicon
  • Method for fabricating a capacitor containing metastable polysilicon
  • Method for fabricating a capacitor containing metastable polysilicon

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] Hereinafter, a method for fabricating of a capacitor of a semiconductor device according to a preferred embodiment of the present invention will be described with reference to the accompanying drawings. In the following description and drawings, the same reference numerals are used to designate the same or similar components, and so repetition of the description on the same or similar components will be omitted.

[0027]FIGS. 4a to 4f are sectional views showing the method for fabricating the capacitor of the semiconductor device according to the present invention.

[0028] As shown in FIG. 4a, according to the method for fabricating the capacitor of the semiconductor device of the present invention, a first insulating interlayer 31 is selectively removed by using a plug contact mask (not shown) after initially depositing the first insulating interlayer 31 on a semiconductor substrate (not shown), thereby forming a plug contact hole (not shown).

[0029] Subsequently, a conductive ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Disclosed is a method for fabricating a capacitor of a semiconductor device. The method comprises the steps of forming an insulating interlayer including a storage node contact hole on a semiconductor substrate, forming a polysilicon layer on the insulating interlayer including the storage node contact hole, and forming a sacrificial resist layer on the polysilicon layer, thereby filling the storage node contact hole with the sacrificial resist layer. Also, the method comprises the steps of selectively removing the sacrificial resist layer in such a manner that the sacrificial resist layer remains only in the storage node contact hole, implanting ions into an upper surface of an exposed upper surface of the polysilicon layer, oxidizing an ion-implanted portion of the polysilicon layer after removing a remaining sacrificial resist layer, growing an MPS layer on a surface of the polysilicon layer after removing an oxidized portion of the polysilicon layer, and forming a dielectric layer and an upper electrode on the polysilicon layer including the MPS layer. It is possible to grow MPS without interference of a carbon component generated during the etch back process, which is performed to form a cylinder capacitor by using storage node polysilicon.

Description

BACKGROUND OF THE INVENTION [0001] 1. Field of the Invention [0002] The present invention relates to a method for fabricating a capacitor of a semiconductor device, and more particularly to a method for fabricating a capacitor of a semiconductor device capable of forming a cylinder without etching back storage node polysilicon, in order to easily grow MPS (Meta Poly silicon) affected by a carbon component generated through a storage node polysilicon etch back process, which is performed for forming a cylinder capacity using the storage node polysilicon. [0003] 2. Description of the Prior Art [0004] Hereinafter, a conventional method for fabricating a capacitor of a semiconductor device will be briefly described. [0005]FIGS. 1a to 1f are sectional views showing the conventional method for fabricating the capacitor of the semiconductor device. [0006] As shown in FIG. 1a, according to the conventional method for fabricating the capacitor of the semiconductor device, a first insulating ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H10B12/00H01L21/02
CPCH01L27/10852H01L28/91H01L28/84H10B12/033H10B12/00
Inventor KIM, JEONG SOO
Owner SK HYNIX INC