Electronic device and electronic apparatus
a technology of electronic devices and electronic components, applied in the direction of device material selection, superconductor devices, semiconductor/solid-state device details, etc., can solve the problems of high cost of oxide ceramic substrates, in-plane orientation is not as uniform, and crystallization is not as fully controlled. achieve the effect of high performan
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
embodiment 1
[0032]FIG. 1 is a cross sectional view of a surface acoustic device 10 in Embodiment 1 of the present invention. This device comprises a substrate 1, an inorganic amorphous layer 2 formed on the substrate 1, an oxide thin layer 3 formed on the inorganic amorphous layer 2, a perovskite-type oxide layer 4 grown epitaxially on the oxide thin layer 3, a piezoelectric thin film 5 of a perovskite-type oxide layer grown epitaxially on the perovskite oxide layer 4, a thin film 6 comprised of an oxide or a nitride as a protective layer formed on the piezoelectric thin film 5, and an electrode 7 formed on the thin film 6 as a protective layer.
[0033] The substrate 1 can comprise a single silicon crystal, a silicon single crystal having a polycrystalline diamond thin film formed on the silicon or the like.
[0034] The amorphous layer 2 can comprise SiO2, AlN or the like. It is preferable that the thickness of each amorphous layer be 5 to 50 nm in order to utilize high sound velocity through the...
embodiment 2
[0043]FIG. 2 is a schematic plan view of a ferroelectric memory apparatus 2000 in Embodiment 2 of the present invention. FIG. 3 is a schematic cross sectional view of the portion along A-A of FIG. 2.
[0044] In these drawings, reference numeral 100 refers to a matrix type memory cell array, and reference numeral 200 refers to a peripheral circuitry containing MOS transistors for selecting a memory cell. The top end of the peripheral circuitry 200 is an amorphous layer 201 of an interlayer insulating film acting as a protective layer at the same time. The reference numeral 21 refers to an oxide thin layer; reference numeral 22 refers to a first signal electrode of a perovskite-type oxide thin film grown epitaxially on the oxide thin layer 21; reference numeral 31 refers to a ferroelectric thin film of a perovskite-type oxide thin film grown epitaxially on the first signal electrode 22; reference numeral 23 refers to a second signal electrode formed on the ferroelectric thin film 31; a...
embodiment 3
[0058]FIG. 4 is a schematic cross sectional view of a surface acoustic wave (described as SAW hereafter) oscillator 3 in Embodiment 3 of the present invention. The SAW oscillator comprises an oscillation circuit 300 including MOS transistors and a SAW resonator 301. The top end of the oscillation circuit 300 is an amorphous layer 303 of an interlayer insulating film acting as a protective layer at the same time. The reference numeral 310 refers to an oxide thin layer formed on this amorphous layer 303; reference numeral 311 refers to a perovskite-type oxide thin film grown epitaxially on the oxide thin layer 310; reference numeral 312 refers to a perovskite-type oxide piezoelectric thin film grown epitaxially on the perovskite-type oxide thin film 311; reference numeral 313 refers to a thin film of a protective layer formed on the piezoelectric thin film 312; and reference numeral 314 refers to an electrode formed on the protective layer 313.
[0059] The oscillation circuit 300 essen...
PUM
| Property | Measurement | Unit |
|---|---|---|
| diameter | aaaaa | aaaaa |
| thickness | aaaaa | aaaaa |
| temperature | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 


