Methods and systems for providing multi-stage distributed decision feedback equalization

Abstract

Pre-charging two or more sets of nodes to set a differential output of a multi-input summation latch connected to the two or more sets of nodes in a pre-charged state, the two or more sets of nodes comprising a set of data signal nodes and a set of DFE correction nodes, in response to a sampling clock, generating a differential data voltage and an aggregate differential DFE correction signal, and generating a data decision by driving the differential output of the multi-input summation latch into one of two possible output states according to a summation of the differential data voltage signal and the aggregate differential DFE correction signal and subsequently holding the data decision by holding the differential output of the multi-input summation latch in a latched state for a duration determined by the sampling clock.

Description

REFERENCES[0001]The following prior applications are herein incorporated by reference in their entirety for all purposes:[0002]U.S. Patent Publication 2011 / 0268225 of application Ser. No. 12 / 784,414, filed May 20, 2010, naming Harm Cronie and Amin Shokrollahi, entitled “Orthogonal Differential Vector Signaling” hereinafter identified as [Cronie I].[0003]U.S. patent application Ser. No. 13 / 842,740, filed Mar. 15, 2013, naming Brian Holden, Amin Shokrollahi and Anant Singh, entitled “Methods and Systems for Skew Tolerance in and Advanced Detectors for Vector Signaling Codes for Chip-to-Chip Communication”, hereinafter identified as [Holden I];[0004]U.S. patent application Ser. No. 15 / 582,545, filed Apr. 28, 2017, naming Ali Hormati and Richard Simpson, entitled “Clock Data Recovery Utilizing Decision Feedback Equalization”, hereinafter identified as [Hormati I].[0005]U.S. patent application Ser. No. 15 / 792,599, filed Oct. 24, 2017, naming Armin Tajalli, entitled “Multiphase Data Recei...

AI Technical Summary

Benefits of technology

The patent describes methods and devices that allow for efficient computation and distribution of DFE correction information in a high-speed data receiver system. This technology can apply DFE corrections without significantly affecting the detector's gain.

Problems solved by technology

Application of Decision Feedback Equalization methods to high-speed data receivers can be complicated by the need to combine many DFE correction terms, each corresponding to the influence of a particular previous receive unit interval.

Further complications are introduced by the common practice of utilizing multiple essentially parallel processing phases to pipeline or extend the available detection time for a given received data bit.

These complications may include difficulty in achieving timely computation and distribution of DFE corrections to the various parallel processing phases, and undesirable side effects when those corrections are applied, such as reduction of detector amplification or gain.

Images