Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Debug in a multicore architecture

A thread and debugger technology, which is used in the field of debugging multi-threaded programs and systems executed in a multi-core architecture, and can solve problems such as poor portability and hardware-specific applications

Active Publication Date: 2007-12-05
斯诺普西斯公司
View PDF1 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the past, applications for multi-core architectures were written on a custom basis, resulting in poorly portable hardware-specific applications
Also, the debugging of these apps is very specific

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Debug in a multicore architecture
  • Debug in a multicore architecture
  • Debug in a multicore architecture

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Figure 1 shows a logical view of the system framework of an example of a typical multi-core processor architecture. The framework includes a plurality of processing resources 150, each of which may or may not be similar to other processing resources 150 in the multi-core architecture. The processing resource 150 may be any form of hardware or its equivalent capable of executing instructions, and thus may include a general-purpose processing resource 150, or a processing resource 150 with an effectively restricted instruction set, such as an input-output device.

[0035] The system framework also includes a centralized thread management and allocation system comprising a thread management and allocation controller 130 and a dedicated tightly coupled memory 190 connected to the controller via a memory interface 180 . Each processing resource 150 can access controller 130 through interconnect 115 . It should be understood that implementation of the architecture of FIG. 1 ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides debugging in a multi-core architecture. A method of monitoring thread execution within a multi-core processor architecture comprising a plurality of interconnected processor units for processing threads, the method comprising: receiving a plurality of thread parameter indicators, the thread The parameter indicator represents one or more parameters related to the function and / or identity and / or execution location of one or more threads; comparing at least one of these thread parameter indicators with a first plurality of predetermined criteria, Each of the first plurality of predetermined criteria represents an indicator of interest; and generating an output based on thread parameter indicators identified as being of interest as a result of said comparing.

Description

technical field [0001] The invention relates to a method and device for debugging in a multi-core architecture. Background technique [0002] In recent years, in order to make silicon efficiency (i.e., "application achievable" MIP / mm 2 or MIP / mW), there is a tendency to manufacture processors that contain multiple cores. This multi-core architecture is ideally suited for running thread-based applications because a thread defines an autonomous work package containing execution state, instruction flow, and data groups, which by definition can execute in parallel with other threads. However, this parallel execution introduces additional problems to the software debugging process used on these multi-core architectures. Software debugging is a general term for locating and correcting errors in the execution of computer applications. [0003] One of the key problems facing software debugging is the Heisenberg bug (also known as the "probe effect"). Any code added for debugging...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/36
CPCG06F11/3636G06F11/30G06F11/36
Inventor 马克·大卫·李佩特阿耶温·翁
Owner 斯诺普西斯公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com