Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Method for preparing power MOS tube capable of improving grid oxic horizon homogeneity

A gate oxide, MOS tube technology, applied in semiconductor/solid-state device manufacturing, electrical components, circuits, etc., can solve the problems of large leakage current and easy breakdown of power MOS tube 1, so as to avoid leakage or breakdown. , the effect of improving uniformity

Inactive Publication Date: 2008-10-08
SEMICON MFG INT (SHANGHAI) CORP +1
View PDF0 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The film thickness uniformity of the gate oxide layer 12 produced by the above step (d) is less than 75%, so the power MOS transistor 1 produced by the above method has a large leakage current and is extremely easy to be broken down.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for preparing power MOS tube capable of improving grid oxic horizon homogeneity
  • Method for preparing power MOS tube capable of improving grid oxic horizon homogeneity
  • Method for preparing power MOS tube capable of improving grid oxic horizon homogeneity

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] The fabrication method of the power MOS transistor capable of improving the uniformity of the gate oxide layer of the present invention will be further described in detail below.

[0025] The power MOS transistor that can improve the uniformity of the gate oxide layer of the present invention is made on a silicon substrate, see figure 2 , the manufacturing method of the power MOS transistor that can improve the uniformity of the gate oxide layer of the present invention firstly performs step S20, and makes the drain region by heavily doping the silicon substrate, wherein, when making the N-channel power MOS transistor N-type heavy doping is carried out on the silicon substrate, and P-type heavy doping is carried out on the silicon substrate when making a P-channel power MOS transistor. In this embodiment, the fabrication of an N-channel power MOS transistor is taken as an example for illustration, so the silicon substrate is heavily doped with N-type.

[0026] see i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a preparation method for a power MOS pipe capable of increasing evenness of grid oxide layer. The power MOS pipe is prepared on a silicon substrate. In prior art, flow rate of oxygen gas is low, so that thickness of the prepared grid oxide layer is extremely asymmetric and the MOS pipe is easy to leak electricity or to be broken down. The method includes steps: preparing a drain electrode region by re-doping the silicon substrate; preparing a light doping epitaxial layer having same doping style with the drain electrode region; optically etching a grid groove; preparing a grid oxide layer by dry oxygen oxidation, wherein flow rate of the oxygen gas is 15-18 L / min; preparing a grid; preparing a inverse substrate having a reversed doping style with the drain electrode region and a re-doping source electrode region having same doping style with the drain electrode region; finally preparing a grid, source and drain electrode, wherein depth of the grid groove is larger than total thickness of the inverse substrate and the source electrode region. The method of the present invention can greatly increase evenness of the grid oxide layer.

Description

technical field [0001] The invention relates to the field of semiconductor manufacturing, in particular to a method for manufacturing a power MOS transistor capable of improving the uniformity of a gate oxide layer. Background technique [0002] In traditional MOS transistors, the gate, source, and drain are on the same level (that is, the horizontal channel). This structure is very convenient in manufacturing, but it cannot meet the requirements of the large distance because the distance between the source and the drain is too close. The demand for power transistors, in order to meet the needs of high-power transistors, a MOS tube with a vertical channel (that is, a power MOS tube) appeared in the late 1970s, which not only inherited the high input impedance of the horizontal channel MOS tube, but also the low drive current. It also has the advantages of high withstand voltage, large working current, high output power, and fast switching speed. [0003] see figure 1 , sho...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/336H01L21/285H01L21/316
Inventor 朱立平陈彤冯长青
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products