Unlock instant, AI-driven research and patent intelligence for your innovation.

Multiple core processor platform and multiple core processor synchronization method

A multi-core processor and processor core technology, applied in the direction of program synchronization, multi-program device, program startup/switching, etc., can solve the first DSP core deadlock, bridge register lost interrupt response, multi-core DSP platform instability, etc. question

Active Publication Date: 2009-09-30
HUAWEI TECH CO LTD
View PDF0 Cites 21 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In the research process, the inventor finds that the method for synchronizing existing multi-core DSPs has at least the following disadvantages: the use of IPC is inseparable from the bridge register, if the bridge register receives the interrupt request sent by the first DSP core simultaneously, and the second DSP core Or the interrupt response returned by the third DSP core, the bridge register may lose the interrupt response from the second DSP core or the third DSP core, causing instability of the multi-core DSP platform, and even causing a deadlock of the first DSP core (unexpected stall)

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiple core processor platform and multiple core processor synchronization method
  • Multiple core processor platform and multiple core processor synchronization method
  • Multiple core processor platform and multiple core processor synchronization method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0019] Please refer to figure 1 , is a flow chart of a method according to an embodiment of the present invention, and may include the following steps:

[0020] Step 101: Each processor core of the multi-core processor receives an interrupt source and simultaneously triggers an interrupt initiated by each processor core;

[0021] Step 102: Each processor core of the multi-core processor responds to the interrupt trigger and executes its own synchronization task.

[0022] In Embodiment 1 of the present invention, the interrupt source may trigger each processor core of the multi-core processor at the same time, and each processor core of the multi-core processor executes a synchronization task after receiving the interrupt trigger. Since the IPC is no longer needed to forward the interrupt request and interrupt response, the bridge register can no longer be used, thereby improving the stability of the multi-core processor platform and avoiding deadlock of the processor core.

...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention discloses a multi-core processor platform and multi-core processor synchronization method. The method comprises: each processor core of multi-core processor receives interruption source and triggers interruption initiated by the each core of processor; each processor core of the multi-core processor responds to the interruption trigger to perform each synchronization task. The embodiment of the invention promotes stability of multi-core processor platform, avoids locking of processor core.

Description

technical field [0001] The invention relates to the technical field of inter-core synchronization, in particular to a multi-core processor platform and a multi-core processor synchronization method. Background technique [0002] Digital Signal Processing (DSP, Digital Signal Processing) is a dedicated processor for high-speed real-time processing of digital signals, and has been widely used in digital communications, intelligent control, consumer electronics and other fields. With the expansion of the application field, people put forward higher and higher requirements on the performance, power consumption and cost of the DSP application system, and try to integrate more digital signal processor cores on a single silicon chip, so the multi-core DSP should be used And born. [0003] When multiple cores of multi-core DSP are working, how to synchronize safely, reliably and effectively is becoming a hot technology in the application field of multi-core DSP. [0004] An existi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/52G06F9/48
Inventor 毕波
Owner HUAWEI TECH CO LTD