Multipath E1 error code tester and multipath E1 error code testing method
A technology of bit error test and tester, applied in multiplexing communication, time division multiplexing system, transmission monitoring and other directions, can solve the problems of high human resource overhead, inability to achieve centralized management, low test efficiency, etc. It saves the cost of human resources, is conducive to promotion and application, and improves the effect of testing efficiency.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0060] Multi-channel E1 BER tester, such as figure 2 shown, including:
[0061] Multiple E1 signal interfaces, each E1 signal interface is electrically connected to the transformer chip through the TVS tube used for signal peak clipping;
[0062] The transformer chip is used to isolate the signals at both ends of the chip, so as to prevent the interference from the interface at one end of the transformer chip from affecting the subsequent circuit at the other end;
[0063] E1 interface chip, used for mutual conversion between HDB3 code format signals and high and low level signals that can be identified by the error detection module. Specifically, "+1" of HDB3 code corresponds to digital signal "10", "-1" Corresponds to "01", "0" corresponds to "00"; and detects the LOS event when the E1 signal is sent on the E1 device;
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 