Method for processing abnormality between main processor and coprocessor interface and realizing device

A technology of co-processor and main processor, applied in the direction of response error generation, etc., can solve the problems of low switching efficiency, time-consuming, poor real-time performance, etc., and achieve the effect of improving switching efficiency, reducing complexity, and good real-time performance.

Inactive Publication Date: 2010-02-17
C SKY MICROSYST CO LTD
View PDF1 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In order to overcome the disadvantages of relative time-consuming, poor real-time performance, and low switching efficiency between the existing main...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for processing abnormality between main processor and coprocessor interface and realizing device
  • Method for processing abnormality between main processor and coprocessor interface and realizing device
  • Method for processing abnormality between main processor and coprocessor interface and realizing device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0026] refer to image 3 , an exception handling method between a main processor and a coprocessor interface, the exception handling method comprises the following steps:

[0027] A. When the coprocessor generates an abnormal signal, it notifies the main processor;

[0028] B. The main processor automatically switches to the abnormal coprocessor according to the abnormal signal generated: by backing up the original main processor status register to the main processor status shadow register, the current main processor status register is automatically modified and the generated coprocessor is selected. exception coprocessor;

[0029] C. After the main processor executes the exception service program, when returning through a main processor exception return instruction, the coprocessor before the exception is automatically restored according to the main processor state shadow register.

[0030] In the step A, the process of when the coprocessor generates an abnormal signal: an ...

Embodiment 2

[0044] refer to Figure 1 ~ Figure 2An exception handling device between a main processor and a coprocessor interface includes a main processor and a coprocessor, the coprocessor includes a coprocessor abnormal signal generating unit for generating an abnormal signal; the main The processor includes: a coprocessor selection unit for the main processor to select a corresponding coprocessor according to the indication of the main processor status register; a main processor status register for indicating the coprocessor number selected by the current main processor; The main processor status shadow register used to save the coprocessor number selected by the main processor before the exception occurred; and the main processor exception used to notify the main processor to handle returning from the abnormal state to the normal state after completing the exception service routine Return to the control unit.

[0045] There are at least two coprocessors, and the implementation devic...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a method for processing the abnormality between a main processor and a coprocessor interface. The method comprises the following steps: A, when the coprocessor generates an abnormal signal, notifying the main processor; B, automatically switching the main processor into the coprocessor generating the abnormality according to a generated abnormal signal; and automatically modifying a current main processor state register and selecting the coprocessor generating the abnormality by backing up an original main processor state register into a main processor state shadow register; and C, when the main processor finishes an abnormal service program and returns by one main processor abnormality returning instruction, automatically recovering the coprocessor before generating the abnormality by the main processor state shadow register. The invention also provides a device for realizing the abnormality processing method. The method and the device can increase the abnormality process speed, has better real-time performance and improves the switching efficiency.

Description

technical field [0001] The invention relates to an exception handling method and an implementation device between a processor and at least one coprocessor interface. Background technique [0002] A coprocessor is a processor that extends the main processor and assists the main processor in completing special application processing for different applications and requirements. More and more systems adopt a structure including a main processor and at least one coprocessor, and the main processor plays the role of managing and controlling each coprocessor. [0003] In a system containing multiple coprocessors, while the coprocessors show their amazing computational efficiency and obvious performance improvement, they all try to avoid the specific interface they adopt and the communication between the main processor and the system. Cooperative relationship, when multiple coprocessors frequently generate exceptions, switching between coprocessors is a relatively time-consuming pr...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/07
Inventor 彭信民葛海通孟建熠严晓浪
Owner C SKY MICROSYST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap