Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip statistical data management method and device

A technology of statistical data and management methods, applied in the fields of electrical digital data processing, data exchange network, computing, etc., can solve problems such as bank access conflicts, and achieve the effect of improving processing capacity and reducing access conflicts

Inactive Publication Date: 2011-12-28
HUAWEI TECH CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] Embodiments of the present invention provide a chip statistical data management method and device to solve the problem of bank access conflicts in off-chip DRAMs in the prior art

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip statistical data management method and device
  • Chip statistical data management method and device
  • Chip statistical data management method and device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0035] This embodiment all uses off-chip DRAM to store statistical data. The schematic diagram of the principle of a chip statistical data management method provided by this embodiment is as follows figure 1 As shown, the specific process is as follows figure 2 shown, including the following steps:

[0036] Step 21. Input the statistical data into the FIFO (First in First Out) memory provided in the chip.

[0037] After the service channel obtains the statistical data that needs to be written into the off-chip DRAM, the service channel transmits the statistical data to the chip, and the chip stores the statistical data in a specific FIFO memory set in the chip. In the embodiment of the present invention, since the delay ratio between the requesting end and the sending end is 3:1, the depth value of the specific FIFO memory may be selected to be greater than 4.

[0038] The depth of the FIFO refers to how many N bits of data the FIFO can store (if the width is N). Such as a...

Embodiment 2

[0050] The processing flow of a method for performing bypass processing between the read and write operations of the CPU and the service channel on statistical data provided by this embodiment is as follows: image 3 As shown, the following processing steps are included:

[0051] Step 31, according to the time slot multiplexing processing method, configure the processing time slot for the CPU to read and write the statistical data stored in the off-chip DRAM, and the processing of the service channel for the read and write operations of the statistical data stored in the off-chip DRAM time slot.

[0052] According to the processing mode of time slot multiplexing, this embodiment configures the processing time slots for the CPU to read and write the statistical data stored in the off-chip DRAM, and the processing of the service channel for the read and write operations of the statistical data stored in the off-chip DRAM time slot. When the CPU has no read and write operations...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention provides a management method and a management device for statistical data of a chip. The method mainly comprises the following steps: accumulating statistical data corresponding to the same memory address in an off-chip memory device to obtain an accumulated value, obtaining an original statistical value at the same memory address in the off-chip memory device, adding the accumulated valve to the original statistical value to obtain a current statistical value, and writing the current statistical value into the same memory address in the off-chip memory device. By adopting the invention, a plurality of statistical data at the same memory address can be written into an off-chip memory through one writing operation. Thereby, the reading and writing operations of the off-chip memory are effectively buffered, the conflict with the access to a bank in the off-chip memory is effectively reduced, and the processing capacity of the chip to the statistical data is greatly improved.

Description

technical field [0001] The invention relates to the field of computer application technology, in particular to a method and device for managing statistical data of a chip. Background technique [0002] In current network applications, more and more queue numbers and more and more refined statistical measurement standards lead to larger and larger statistical data, and the on-chip RAM (Random Access Memory, random access memory) storing statistical data The capacity requirements are also increasing. Since the resources of the on-chip RAM are very precious, it is necessary to use a large-capacity off-chip DRAM (Dynamic Random-Access Memory, Dynamic Random-Access Memory) to store the above statistical data. [0003] A method in the prior art for storing statistical data through an off-chip DRAM is: all off-chip DRAMs are used to store statistical data. The storage space in the off-chip DRAM is divided into different banks (storage units), and the same bank can only be accesse...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/56G06F12/08G06F12/0866
Inventor 刘月崔靖杰
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com