System on chip adopting ARINC 659 rear panel data bus interface chip

A backplane data bus and interface chip technology, applied in the field of computer communication, can solve problems such as no bus products, and achieve the effect of improving reliability, strong reliability and high reliability

Active Publication Date: 2010-12-29
AVIC NO 631 RES INST
View PDF0 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In China, as early as the end of the last century, a few scholars beg

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System on chip adopting ARINC 659 rear panel data bus interface chip
  • System on chip adopting ARINC 659 rear panel data bus interface chip
  • System on chip adopting ARINC 659 rear panel data bus interface chip

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0030] See figure 1 The present invention provides an ARINC 659 backplane data bus interface chip system on chip. The ARINC 659 backplane bus interface chip (abbreviation: interface chip, BIU) interface chip is equipped with a Harvard architecture dedicated frame description language (FDL) micro The system-on-chip of the instruction processor, the BIU mainly contains five parts: PCI bus interface module, dual-port RAM, bus command table mapping memory (referred to as: mapping RAM), command table self-loading function module and protocol processing function module; command table The self-loading function module is electrically connected to the ARINC 659 bus protocol processing module through the bus command table mapping memory; the PCI bus interface module is electrically connected through the dual-port RAM and the ARINC 659 bus protocol processing module; the PCI bus interface module is electrically connected to the ARINC 659 bus protocol processing The module is electrically ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a system on a chip adopting an ARINC 659 rear panel data bus interface chip with high reliability and credibility and low cost in a novel communication mechanism. The system on the chip comprises a PCI (Peripheral Component Interconnect) bus interface module, a two-port RAM, a bus command list mapping storage, a command list self-loading functional module and an ARINC 659 bus protocol processing module. The invention ensures complete certainty of the communication.

Description

technical field [0001] The invention belongs to the field of computer communication, and relates to an ARINC 659 backplane data bus interface chip on-chip system. Background technique [0002] ARINC 659 backplane data bus (hereinafter referred to as: ARINC 659 bus) is a fault-tolerant serial bus with dual-dual redundancy configuration based on time-triggered architecture. It supports robust time partition and space partition. It is a comprehensive modular avionics The key technology of the system. The ARINC 659 bus is derived from Honeywell's SAFEBus TM Bus, 1993, SAFEBus TM The bus was adopted by the Society of Aeronautical Electronics Engineers (AEEC) and became a standard, promulgated as the ARINC 659 backplane bus specification. Among the currently applied aviation data buses, the reliability, integrity and redundancy levels provided by the ARINC 659 bus are the highest. [0003] The ARINC 659 bus has been used in Boeing 777's Airplane Information Management System (...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H04L12/40G06F13/38
Inventor 张喜民魏婷解文涛程俊强徐奡许宏杰
Owner AVIC NO 631 RES INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products