Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Video synchronization pixel clock generating circuit

A pixel clock and circuit generation technology, applied in television, electrical components, image communication, etc., can solve problems such as video data jitter, image cannot be displayed stably and effectively, line length jitter, etc.

Active Publication Date: 2011-01-19
CHENGDU CORPRO TECH CO LTD
View PDF5 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the video signal usually sent to the decoder, whether it is generated by a camera, DVD or other types of video signal sources, even if the signal is relatively stable, there is a certain deviation from the ideal standard signal, that is, the line length jitters within a certain range
In addition, for non-standard video signals outside the specifications, such as analog video signals recorded on video tapes, etc., due to the long-term deterioration of the tape or the difference between the recording device and the playback device, it cannot be reproduced under the same conditions as when recorded. , the total number of lines and the line length of each frame may change drastically, especially during the field blanking period, and the range of change may even be as high as ±10%, which usually causes horizontal or vertical jitter in the decoded video data, making the image Unable to display stably and effectively

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Video synchronization pixel clock generating circuit
  • Video synchronization pixel clock generating circuit
  • Video synchronization pixel clock generating circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0019] The present invention will be further described below in conjunction with the accompanying drawings and embodiments.

[0020] Such as figure 2 Shown is a block diagram of a video decoding circuit combined with the present invention. The video signal CVBS signal (or S-Video signal) is first clamped by the CLAMP module 11 to restore the DC level of the video signal, and then passes through the AGC module 12 to construct a video signal that meets the quantization range of the ADC, and then passes the ADC module 13 to convert the analog video The signal is quantized into a digital video signal, and then the video data is subjected to bright color processing through the LUM / CHROM PROCESS module 16 to separate the brightness information Y and the chrominance information C, and the brightness information Y is further peaked to generate Y', and the chrominance information C is decomposed The U', V' signals generated after comb filtering are adjusted and combed, and the contro...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a video synchronization pixel clock generating circuit. The circuit performs low-pass filtering on an ADC-quantized CVBS or S-video signal, filters high-frequency information of over 1MHz to obtain line blanking edge information of the video signal, performs phase discrimination, performs error detection and error filtering to obtain an error value, obtains output of a 6-bit lookup table and finally performs double frequency multiplication or quadruple frequency multiplication on the signal through PLL so as to generate the pixel clock of 13.5MHz and a working clock of 27MHz of a chip.

Description

technical field [0001] The present invention relates to a synchronous pixel clock generation circuit for video, in particular to a technique for internally generating an adapted pixel clock based on an externally input video signal. The present invention can be used for non-standard video sources such as standard video sources and VCR. Standard video source. Background technique [0002] In the video signal, there are NTSC, PAL and other formats, 50Hz or 60Hz and other field frequencies, ideal standard video signals of different specifications, such as figure 1 As shown, it is mainly composed of "front porch", "sync head", "back porch", "rising / falling edge" and effective video signal during the line blanking period, and the line sync head represents the start of each line of video signal The position also represents that the decoded video data is at the leftmost end of each row of the monitor. Generally, the circuit can simply control the phase-locked loop PLL to regenerat...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04N7/01H04N5/04H04N5/14H04N7/26
Inventor 向多春陈庆华
Owner CHENGDU CORPRO TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products