Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Digital-to-analog converter capable of optimizing power consumption and output signal-to-noise ratio

A digital-to-analog converter and output signal-to-noise ratio technology, applied in digital-to-analog converters and other directions, can solve the problems of high circuit power consumption and high operating clock frequency

Inactive Publication Date: 2011-05-11
TSINGHUA UNIV
View PDF2 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to the up-sampling of the signal by the interpolation filter in the previous stage, the working clock frequency of the circuit is relatively high, and the high-speed 1-bit code stream and its inverse code stream modulated by the 1-bit ΔΣ modulator control Class D The rapid on-off of the power amplifier switch results in a relatively large power consumption of the circuit; in order to obtain an output signal with a higher signal-to-noise ratio, the high-speed 1-bit bit stream drives the Class-D power amplifier so that the design of the analog low-pass filter circuit in the subsequent stage is improved. Relatively high requirements, so there is room for improvement

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Digital-to-analog converter capable of optimizing power consumption and output signal-to-noise ratio
  • Digital-to-analog converter capable of optimizing power consumption and output signal-to-noise ratio
  • Digital-to-analog converter capable of optimizing power consumption and output signal-to-noise ratio

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] A ΔΣ digital-to-analog converter for optimizing power consumption and output signal-to-noise ratio proposed by the present invention is described in detail as follows with reference to the drawings and embodiments:

[0022] The digital-to-analog converter for optimizing power consumption and output signal-to-noise ratio of the present invention adopts a delta-sigma digital-to-analog converter, which includes an interpolation filter, a 1-bit delta-sigma modulator, a class D power amplifier and an analog low The pass filter is characterized in that it also includes a DLPF (Digital Low Pass Filter) encoder connected between the 1-bit ΔΣ modulator and the class D power amplifier; image 3 As shown; among them, the input multi-bit digital signal is up-sampled through the interpolation filter, and then the noise shaping is completed by the 1-bit ΔΣ modulator, and the 1-bit code output by the modulator is encoded by the DLPF encoder, DLPF The 2-bit code output by the encoder contr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a digital-to-analog converter capable of optimizing power consumption and output signal-to-noise ratio, belonging to the design field of mixed signal integrated circuits. The digital-to-analog converter comprises an interpolation filter, a 1-bit delta-sigma modulator, a class-D power amplifier, an analog low pass filter and a DLPF (Digital Low Pass Filter) coder, wherein the interpolation filter, the 1-bit delta-sigma modulator, the class-D power amplifier and the analog low pass filter are sequentially connected; and the DLPF coder is connected between the 1-bit delta-sigma modulator and the class-D power amplifier. The input multi-bit digital signals firstly finish the up-sampling through the interpolation filter and then finish the noise shaping through the 1-bit delta-sigma modulator, 1-bit codes output by the modulator are coded by the DLPF coder, 2-bit codes output by the DLPF coder control the switching operation of the class-D power amplifier, and finally, the unnecessary out-of-band noise is filtered out through the analog low pass filter, thereby realizing digital-to-analog conversion and power amplification. The invention can lower the switching operation frequency of the class-D power amplifier, thereby lowering the power consumption of a delta-sigma digital-to-analog converter; and the invention also can improve the signal-to-noise ratio of output signals.

Description

Technical field [0001] The invention belongs to the field of mixed-signal integrated circuit design, and particularly relates to a ΔΣ digital-to-analog converter for optimizing power consumption and output signal-to-noise ratio. Background technique [0002] The delta-sigma (Delta-Sigma) digital-to-analog converter transfers most of the conversion process to the digital domain. The complexity of the digital circuit is exchanged for the high requirements for the analog conversion circuit, which can achieve high-precision conversion without precise component matching, and cost Low and easy to integrate, it is widely used in high-quality digital audio signal processing, multimedia signal processing and other fields. Class D power amplifiers have the advantages of high efficiency, small size, light weight, and large output power, which can effectively reduce the requirements for power supply and heat dissipation, and become a better choice for portable equipment. Therefore, the ΔΣ d...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03M1/66
Inventor 刘力源姚晓亮李冬梅
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products