Fault Diagnosis Method for Analog Circuits Based on Echo State Network Synchronous Optimization

An echo state network, a technology for simulating circuit faults, applied in genetic models, measuring electricity, measuring electrical variables, etc., can solve problems such as low diagnostic accuracy, achieve high diagnostic accuracy and improve adaptability.

Active Publication Date: 2011-11-30
HARBIN INST OF TECH
View PDF4 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] The present invention aims to solve the problem of low diagnostic accuracy of analog circuit fault diagnosis using traditiona

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fault Diagnosis Method for Analog Circuits Based on Echo State Network Synchronous Optimization
  • Fault Diagnosis Method for Analog Circuits Based on Echo State Network Synchronous Optimization
  • Fault Diagnosis Method for Analog Circuits Based on Echo State Network Synchronous Optimization

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 1

[0047] Specific implementation mode 1. Combination figure 1 Illustrate this specific embodiment, the analog circuit fault diagnosis method based on echo state network synchronous optimization, it is realized by the following steps:

[0048] Step 1, using a unit pulse signal to stimulate the analog circuit to work, obtaining a diagnostic response signal of the circuit, and collecting a unit pulse response output signal of the analog circuit;

[0049] Step 2, using the wavelet transform method to process the unit impulse response output signal of the analog circuit collected in step 1 to obtain fault characteristics;

[0050] Step 3. The fault characteristics obtained in step 2 are used as data samples, and input into the echo state network, and the differential evolution algorithm is used for synchronous optimization selection of parameters and features, and an analog circuit fault diagnosis model is established according to the synchronous optimization selection results;

[0...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for diagnosing faults of an analog circuit based on synchronous optimization of an echo state network, and relates to a method for diagnosing faults of an analog circuit. The problem of lower diagnosis precision by using the traditional neural network to diagnose the faults of the analog circuit is resolved. The method comprises the following steps of: using a unit pulse signal to excite the analog circuit to work; obtaining a response signal to be diagnosed of the circuit; collecting a unit pulse response output signal of the analog circuit; using a wavelet transform method to process the unit pulse response output signal of the analog circuit; obtaining fault characteristics as a data sample; inputting the data sample in the echo state network; using a differential evolution algorithm to perform synchronous optimization selection of parameters and characteristics; establishing a model for diagnosing the faults of the analog circuit; using the wavelettransform method to process the response signal to be diagnosed of the circuit; obtaining fault data; inputting the fault data in the model for diagnosing the faults of the analog circuit; and obtaining and outputting a fault diagnosis result. The method disclosed by the invention is applicable for diagnosing the faults of the analog circuit.

Description

technical field [0001] The invention relates to an analog circuit fault diagnosis method. Background technique [0002] In electronic equipment, analog circuits are the weakest link most likely to fail, and fault diagnosis of analog circuits can improve the maintainability of electronic equipment. Due to the lack of a good fault model for analog circuits, the complex nonlinear relationship between circuit response and component parameters, and the limitation of the number of measuring points, the research on fault diagnosis of analog circuits is not yet mature. In this case, artificial intelligence-based methods are introduced into analog circuit fault diagnosis, which treat analog circuit fault diagnosis as a pattern recognition problem. Due to its good nonlinear mapping ability and self-learning adaptability, neural network is most commonly used in the intelligent diagnosis method of analog circuits. However, the traditional neural network, such as the multi-layer percep...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G01R31/02G06N3/12
Inventor 彭宇杨智明郭嘉刘大同雷苗王建民
Owner HARBIN INST OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products