Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Cellular electric fusion chip device based on dispersed type side wall microelectrode array and processing process

A microelectrode array, electrofusion technology, applied in the methods of stress-stimulated microbial growth, biochemical equipment and methods, biochemical instruments, etc., to ensure reliability, good biocompatibility and corrosion resistance, and achieve efficient queuing control. and efficient fusion

Inactive Publication Date: 2013-12-18
CHONGQING UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] The purpose of the present invention is to address the deficiencies of the prior art, and propose a cell electrofusion chip device and its processing technology based on a discrete sidewall microelectrode array. Silicon and filled polysilicon form an insulating isolation structure, and a discrete sidewall microelectrode array is formed by dry etching. The discrete sidewall microelectrode array and the insulating isolation structure together form the sidewall of the microchannel, which not only ensures The array forms a non-uniform electric field inside the microchannel, and forms a smooth linear microchannel side wall, avoiding the cell blockage problem caused by the traditional toothed microelectrode structure

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Cellular electric fusion chip device based on dispersed type side wall microelectrode array and processing process
  • Cellular electric fusion chip device based on dispersed type side wall microelectrode array and processing process
  • Cellular electric fusion chip device based on dispersed type side wall microelectrode array and processing process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0044] see Figure 1 to Figure 4 , the cell electrofusion chip device based on the discrete sidewall microelectrode array is composed of the cell electrofusion chip 1 and the flow path control layer 2 based on the discrete sidewall microelectrode array.

[0045] Cell electrofusion chip 1 based on discrete sidewall microelectrode arrays has a silicon base layer 4, a silicon dioxide insulating layer 5, and a top low-resistance silicon layer 6 from bottom to top (including discrete sidewall microelectrode arrays, insulation isolation structure and microchannel), aluminum lead layer 9, silicon dioxide passivation layer 10.

[0046] The silicon base layer 4 is selected to have a diameter of 3 to 4 For SOI wafers, the function of the silicon base layer is to provide a mechanical support layer with a thickness of 300-450 μm.

[0047] The silicon dioxide insulating layer 5 has a thickness of 0.5-2 μm, and its function is to provide good electrical insulation performance.

[0048] ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

A cellular electric fusion chip device based on a dispersed type side wall microelectrode array is composed of a cellular electric fusion chip and a flow path control layer. The cellular electric fusion chip is provided with a silicon substrate layer, a silicon dioxide insulating layer is arranged on the silicon substrate layer, a top layer low-resistivity silicon layer is positioned on the silicon dioxide insulating layer, a microchannel is disposed in the top layer low-resistivity silicon layer and enables the silicon dioxide insulating layer to serve as the bottom, and toothed side wall microelectrodes are oppositely arranged on two sides of the microchannel. Insulating isolation structures are adopted between the adjacent toothed side wall microelectrodes to separate low-resistivity silicon from the toothed side wall microelectrodes, the end face of the separated low-resistivity silicon is flush with the end faces of the toothed side wall microelectrodes so that the microchannel is a smooth channel. The chip guarantees that the toothed side wall microelectrodes array forms an un-uniform electric field in the microchannel, a smooth linear microchannel side wall is formed, and the problem of cell blockage caused by a traditional toothed microelectrode structure can be solved.

Description

Technical field [0001] The invention involves a cell electrical fusion chip device and its processing process based on a discrete side wall microelectrodial array. Its main use range is fusion cell preparation of animals, plants, and microbial cells.In research and other studies, it can be widely used in the fields of genetics, hybrid breeding of animal and plant far -fate, development of biology, drug screening, monoclonal anti -system preparation, mammalian cloning. Background technique [0002] Cell electrical fusion technology has been in the 1980s, because of its high efficiency, easy operation, no toxic cells, easy observation, suitable for instrument application and standardized operations, which have obtained rapid development and widely used27, 1982, pohl; 441972, April 10, 1982, POHL; 4578168, March 25, 1986, Hofman; 4695547, SEP 22, 1987, Hillard; 4699881, Oct 13, 1987, Matschke, et al. ;). [0003] Cell electricity fusion can be divided into two main stages: cell line...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): C12M1/42
CPCC12M35/02
Inventor 胡宁徐静杨军郑小林侯文生廖彦剑杨静胡南
Owner CHONGQING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products