Method and system for cylindrical surface calculation based on modeling simulation verification language (MSVL) of arithmetic expression

A calculation method and expression technology, applied in the direction of inter-program communication, multi-program device, etc., can solve the problems of narrow application scope, weak description ability and expression ability, etc., and achieve the effect of strong description ability.

Active Publication Date: 2014-08-20
XIDIAN UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The present invention aims at the technical problem that the time series interval expression has weak description ability and expression ability and narrow application range in the prior art, and provides an arithmetic expression and a time series expression that can represent time intervals, and has strong description and expression ability, so that the process Perform more accurate and controllable arithmetic expression-based MSVL cylinder calculation method and system

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for cylindrical surface calculation based on modeling simulation verification language (MSVL) of arithmetic expression
  • Method and system for cylindrical surface calculation based on modeling simulation verification language (MSVL) of arithmetic expression
  • Method and system for cylindrical surface calculation based on modeling simulation verification language (MSVL) of arithmetic expression

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0062] The invention is an MSVL cylinder calculation method based on an arithmetic expression, which belongs to the technical field of system formal modeling and verification, and performs simulation, modeling and verification of MSVL program process modules. The invention defines multi-core parallel program syntax, based on the The multi-core parallel program syntax and MSVL statements declare a multi-core parallel program. In this multi-core parallel program, different processes execute on their own timing intervals. The execution is controlled by the timing interval expression of the process. The timing interval of the process and the main The time intervals are parallel, and the time series intervals of each process form a cylindrical model around the main time interval in parallel; see figure 1 , the MSVL cylinder calculation process based on arithmetic expressions includes:

[0063] Step 1. Define the multi-core parallel program grammar. A multi-core parallel program may...

Embodiment 2

[0109] The calculation method of the MSVL cylinder based on the arithmetic expression is the same as that in Embodiment 1. Step 6 is to explain the process of the simple structure once, so that the execution body of the process of the simple structure is executed in its own time sequence interval state. Refer to image 3 , an interpretation process of a single-structure process includes: firstly, interpreting the process execution body, then interpreting the time series interval expression, and then controlling the duration of the time interval granularity of the interpretation effect of the process by the interpretation result of the time series interval expression.

[0110] First, explain the execution body of the process. For each process, the execution state of each statement in the process executive body is controlled by the time series interval expression of the process. The definition and execution of the program in each process executive body is compatible with the exi...

Embodiment 3

[0127] The MSVL cylinder calculation method based on arithmetic expression is the same as embodiment 1-2, see figure 2 , the complex structure process of the present invention refers to the process that contains OR operation and closure operation in the time series interval expression, or contains the OR operator (or) in the process execution body, and the structural conversion of the complex structure means that the process is first performed Recursive equivalent transformation, transforming it into a CCM model composed of simple structural processes; the equivalent transformation is carried out according to the following rules:

[0128] L1.φov(l 1 +l 2 )≡(φovl 1 )or(φovl 2 )

[0129]

[0130] L3.(φ 1 orφ 2 )ov(l)≡(φ 1 ovl)or(φ 2 ovl)

[0131] Wherein or is an existing operator in MSVL, and the simplification method of this operator is to select one of two independent processes connected by or to perform simplification. The above-mentioned complex structure proc...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method and a system for cylindrical surface calculation based on a modeling simulation verification language (MSVL), and belongs to the technical field of formal modeling and verification of a computer system. According to the method and the system, a multi-core parallel program syntax and a semanteme are defined, the concurrent execution of one or more processes is described, and a cylindrical surface computational model is constructed. An expression of basic time sequence interval is expanded into an arithmetical expression and a time sequence expression, the descriptive power is strong, and the processes can be controlled accurately; the explanation of the processes comprises the explanation of a process execution body and the explanation of a time sequence interval expression, and the time sequence interval expression of the progresses controls the sustaining time sequence interval granularity of an execution effect of the progress execution body; and the system takes part in parallel explanation of a plurality of progresses by using an MSVL parallel projection method, and each parallel program is controlled to communicate at an end state point of one explanation of each progress. By the method and the system, a shared object can be described, multi-core parallel programs can be composed in a convenient and fast controllable mode, and simulation, modeling and verification can be performed on the multi-core parallel programs.

Description

technical field [0001] The invention belongs to the technical field of formal modeling and verification of computer systems, and mainly relates to modeling and verification of parallel program design systems with formal methods, specifically a method and system for computing MSVL cylinders based on arithmetic expressions, which can be used Modeling and verification for multi-core parallel computing programming. technical background [0002] As a system modeling and verification tool, sequential logic has been widely used in software engineering, digital circuit design and other fields. There are three main branches of sequential logic: Linear Temporal Logic (ITL), Branch Temporal Logic (CTL) and Interval Temporal Logic (ITL). Projected Temporal Logic (PTL) extends ITL. Temporal logic language MSVL is an executable subset of PTL. It is a temporal logic programming that integrates modeling (Modeling), simulation (Simulation) and verification (Verification). Language, which u...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/46G06F9/54
Inventor 段振华张南李洁田聪王小兵
Owner XIDIAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products