Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and device for processing hardware table entry checking error

A technology for hardware table entry and error checking, applied in the field of communication, which can solve the problems of not providing a hardware table entry recovery mechanism and Parity's inability to correct errors, etc.

Active Publication Date: 2013-01-30
NEW H3C TECH CO LTD
View PDF5 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But the shortcoming of Parity is: when the memory finds a data bit error, it may not be able to determine which bit, and it may not be able to correct the error.
[0007] The current hardware entry verification method has been widely used in various devices, but because Parity cannot correct errors, and ECC can only correct single-bit errors, in the prior art, there is no way to detect hardware entry verification The recovery mechanism after an error causes the entire forwarding board to be replaced after a hardware entry check error is detected

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and device for processing hardware table entry checking error
  • Method and device for processing hardware table entry checking error
  • Method and device for processing hardware table entry checking error

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] In view of the above problems existing in the prior art, the embodiments of the present invention provide a technical solution for processing hardware table entry verification errors. In this technical solution, by obtaining the hardware table entry verification error information of the device recorded in the verification information register of the device, the error information of the erroneous hardware table entry in the hardware table entry verification error information within the first preset time length is determined. If the number of errors exceeds the threshold, the index of the faulty hardware entry is determined according to the address of the faulty hardware entry; the corresponding software entry is queried according to the index of the faulty hardware entry, and refreshed according to the queried software entry. In the error hardware table entry, it is determined that the verification information register of the device does not record the new hardware table ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for processing a hardware table entry checking error. The method comprises the following steps of: acquiring the hardware table entry checking error information of a device in a checking information register of the device; judging whether the frequency of address errors in the hardware table entry checking error information exceeds a threshold value in a preset time span according to the hardware table entry checking error information; if so, determining that the device fails; otherwise, determining that the device does not fail; when the device fails, determining an index of error hardware table entries according to the hardware table entry checking error information; and querying corresponding software table entries according to the index of the error hardware table entries, refreshing the error hardware table entries according to the queried software table entries, determining that new hardware table entry checking error information is not recorded in the checking information register of the device in a second preset time span, and maintaining the working condition of the device. By the method, the reliability and maintainability of a system are improved.

Description

technical field [0001] The invention relates to the field of communications, and in particular, to a method and device for processing hardware table entry verification errors. Background technique [0002] ECC (Error Correcting Code, Error Checking and Correcting) memory refers to the memory that applies EEC technology, which is generally used in servers and graphics workstations to make the entire computer system more secure and stable at work. [0003] Before the advent of EEC technology, the most widely used technology in memory was Parity (parity check) technology. In a digital circuit, the smallest unit of data is a bit, also called a data "bit". A bit is also the smallest unit in memory. It uses "1" and "0" to represent data high and low level signals. . In digital circuits, 8 consecutive bits are a byte. In the memory without "parity", each byte has only 8 bits. If one of its bits is stored incorrectly, the corresponding data stored in it will be changed and the ap...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L1/00
Inventor 刘如冰许诚
Owner NEW H3C TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products